{"id":"https://openalex.org/W3211967966","doi":"https://doi.org/10.1109/vdat53777.2021.9600906","title":"Design of Energy-Efficient TSPC based D Flip-flop for CNTFET Technology","display_name":"Design of Energy-Efficient TSPC based D Flip-flop for CNTFET Technology","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3211967966","doi":"https://doi.org/10.1109/vdat53777.2021.9600906","mag":"3211967966"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9600906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002193766","display_name":"K Lakshmi BhanuPrakash Reddy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109292","display_name":"Indian Institute of Technology Tirupati","ror":"https://ror.org/01xtkxh20","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109292"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"K Lakshmi BhanuPrakash Reddy","raw_affiliation_strings":["IIT Tirupati, Tirupati, India"],"affiliations":[{"raw_affiliation_string":"IIT Tirupati, Tirupati, India","institution_ids":["https://openalex.org/I4210109292"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070991035","display_name":"K.B. Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109292","display_name":"Indian Institute of Technology Tirupati","ror":"https://ror.org/01xtkxh20","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K.B Dheeraj Kumar","raw_affiliation_strings":["IIT Tirupati, Tirupati, India"],"affiliations":[{"raw_affiliation_string":"IIT Tirupati, Tirupati, India","institution_ids":["https://openalex.org/I4210109292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025451495","display_name":"Vikramkumar Pudi","orcid":"https://orcid.org/0000-0003-3992-0624"},"institutions":[{"id":"https://openalex.org/I4210109292","display_name":"Indian Institute of Technology Tirupati","ror":"https://ror.org/01xtkxh20","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vikramkumar Pudi","raw_affiliation_strings":["IIT Tirupati, Tirupati, India"],"affiliations":[{"raw_affiliation_string":"IIT Tirupati, Tirupati, India","institution_ids":["https://openalex.org/I4210109292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002193766"],"corresponding_institution_ids":["https://openalex.org/I4210109292"],"apc_list":null,"apc_paid":null,"fwci":0.3048,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57720043,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8491808176040649},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.470724493265152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46056893467903137},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43860673904418945},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.4296644628047943},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4268392324447632},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37273460626602173},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3544754385948181},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33656972646713257},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2846181392669678},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.188979834318161},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17611005902290344},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13062089681625366}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8491808176040649},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.470724493265152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46056893467903137},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43860673904418945},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.4296644628047943},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4268392324447632},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37273460626602173},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3544754385948181},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33656972646713257},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2846181392669678},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.188979834318161},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17611005902290344},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13062089681625366},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9600906","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600906","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1491361087","https://openalex.org/W2019614989","https://openalex.org/W2047241543","https://openalex.org/W2121878622","https://openalex.org/W2138134203","https://openalex.org/W2145876393","https://openalex.org/W2165303371","https://openalex.org/W2168137928","https://openalex.org/W2172161464","https://openalex.org/W2228678676","https://openalex.org/W2561101848","https://openalex.org/W2563887378","https://openalex.org/W2593571125","https://openalex.org/W2734811749","https://openalex.org/W3103339143","https://openalex.org/W4236657128","https://openalex.org/W6646855255"],"related_works":["https://openalex.org/W2797823235","https://openalex.org/W1808420522","https://openalex.org/W2360732944","https://openalex.org/W4200181733","https://openalex.org/W2120898945","https://openalex.org/W2611474147","https://openalex.org/W3111333564","https://openalex.org/W4313404246","https://openalex.org/W2371966460","https://openalex.org/W2075753352"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,57],"have":[4,58],"designed":[5],"and":[6,29,94,120,158],"proposed":[7,19,62,110,150],"a":[8,23,33,38],"novel":[9],"D":[10,63,111],"flip-flop":[11,20,43,64,112,142,151],"using":[12],"Carbon":[13],"Nanotube":[14],"Field-Effect":[15],"Transistor":[16],"(CNTFETs).":[17],"The":[18,41,109],"operates":[21],"on":[22,32,50,145],"True":[24],"Single":[25],"Phase":[26],"Clock":[27,46],"(TSPC)":[28],"is":[30,152],"based":[31,126,132],"master-slave":[34],"TSPC":[35,141],"latch":[36],"in":[37],"cascaded":[39],"configuration.":[40],"Proposed":[42],"has":[44,65],"less":[45,66],"load":[47,93],"i.e.,":[48],"only":[49],"two":[51],"transistors.":[52],"From":[53],"the":[54,61,146,149],"simulation":[55],"results,":[56,148],"observed":[59],"that":[60],"setup":[67],"time":[68,75],"(t":[69,76,86],"<inf":[70,77,87],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71,78,88,137],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Setup</inf>":[72],"),":[73,80,90],"hold":[74],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">hold</inf>":[79],"clock":[81,92],"to":[82,105,124],"output":[83],"propagation":[84],"delay":[85],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Pc\u2013q</inf>":[89],"low":[91,95,101,118,121,156],"power":[96,119,157],"consumption":[97],"as":[98,100],"well":[99,153],"energy":[102,122,159],"value":[103],"compared":[104,123],"other":[106],"existing":[107],"flip-flops.":[108],"consumes":[113],"99.98%,":[114],"99.89%,":[115],"36.8%,":[116],"99.6%":[117],"NAND":[125],"logic":[127,131],"Flip-flop,":[128,134,140],"Transmission":[129],"gate":[130],"MUX":[133],"C":[135],"<sup":[136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[138],"MOS":[139],"respectively.":[143],"Based":[144],"simulated":[147],"suited":[154],"for":[155],"efficient":[160],"VLSI":[161],"Systems.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}