{"id":"https://openalex.org/W3212172620","doi":"https://doi.org/10.1109/vdat53777.2021.9600900","title":"LightFPGA: Scalable and Automated FPGA Acceleration of LightGBM for Machine Learning Applications","display_name":"LightFPGA: Scalable and Automated FPGA Acceleration of LightGBM for Machine Learning Applications","publication_year":2021,"publication_date":"2021-09-16","ids":{"openalex":"https://openalex.org/W3212172620","doi":"https://doi.org/10.1109/vdat53777.2021.9600900","mag":"3212172620"},"language":"en","primary_location":{"id":"doi:10.1109/vdat53777.2021.9600900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006318342","display_name":"Alish Kanani","orcid":"https://orcid.org/0009-0000-8585-9241"},"institutions":[{"id":"https://openalex.org/I154549908","display_name":"Indian Institute of Technology Jodhpur","ror":"https://ror.org/03yacj906","country_code":"IN","type":"education","lineage":["https://openalex.org/I154549908"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Alish Kanani","raw_affiliation_strings":["Indian Institute of Technology Jodhpur"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Jodhpur","institution_ids":["https://openalex.org/I154549908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071319311","display_name":"Swar Vaidya","orcid":null},"institutions":[{"id":"https://openalex.org/I154549908","display_name":"Indian Institute of Technology Jodhpur","ror":"https://ror.org/03yacj906","country_code":"IN","type":"education","lineage":["https://openalex.org/I154549908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swar Vaidya","raw_affiliation_strings":["Indian Institute of Technology Jodhpur"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Jodhpur","institution_ids":["https://openalex.org/I154549908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064552337","display_name":"Harshit Agarwal","orcid":"https://orcid.org/0000-0003-4200-5654"},"institutions":[{"id":"https://openalex.org/I154549908","display_name":"Indian Institute of Technology Jodhpur","ror":"https://ror.org/03yacj906","country_code":"IN","type":"education","lineage":["https://openalex.org/I154549908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harshit Agarwal","raw_affiliation_strings":["Indian Institute of Technology Jodhpur"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Jodhpur","institution_ids":["https://openalex.org/I154549908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006318342"],"corresponding_institution_ids":["https://openalex.org/I154549908"],"apc_list":null,"apc_paid":null,"fwci":0.0961,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41277778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8109844923019409},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7446220517158508},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7028563618659973},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.6427690982818604},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6303578615188599},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.6299500465393066},{"id":"https://openalex.org/keywords/decision-tree","display_name":"Decision tree","score":0.5641934275627136},{"id":"https://openalex.org/keywords/gradient-boosting","display_name":"Gradient boosting","score":0.5469172596931458},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.5295720100402832},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.49171286821365356},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37654972076416016},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36574798822402954},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3442559242248535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34228700399398804},{"id":"https://openalex.org/keywords/random-forest","display_name":"Random forest","score":0.23993253707885742},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11520799994468689}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8109844923019409},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7446220517158508},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7028563618659973},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.6427690982818604},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6303578615188599},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.6299500465393066},{"id":"https://openalex.org/C84525736","wikidata":"https://www.wikidata.org/wiki/Q831366","display_name":"Decision tree","level":2,"score":0.5641934275627136},{"id":"https://openalex.org/C70153297","wikidata":"https://www.wikidata.org/wiki/Q5591907","display_name":"Gradient boosting","level":3,"score":0.5469172596931458},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5295720100402832},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.49171286821365356},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37654972076416016},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36574798822402954},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3442559242248535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34228700399398804},{"id":"https://openalex.org/C169258074","wikidata":"https://www.wikidata.org/wiki/Q245748","display_name":"Random forest","level":2,"score":0.23993253707885742},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11520799994468689}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat53777.2021.9600900","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat53777.2021.9600900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W273955616","https://openalex.org/W1581406946","https://openalex.org/W2007339694","https://openalex.org/W2027987815","https://openalex.org/W2069225091","https://openalex.org/W2103459159","https://openalex.org/W2182396527","https://openalex.org/W2285660444","https://openalex.org/W2584883722","https://openalex.org/W2585720638","https://openalex.org/W2612563559","https://openalex.org/W2768348081","https://openalex.org/W2895540242","https://openalex.org/W2900207741","https://openalex.org/W2964022491","https://openalex.org/W2999537838","https://openalex.org/W3032230397","https://openalex.org/W6610017368","https://openalex.org/W6634563840","https://openalex.org/W6745609711","https://openalex.org/W6750729320"],"related_works":["https://openalex.org/W2967733078","https://openalex.org/W3204430031","https://openalex.org/W3137904399","https://openalex.org/W4310492845","https://openalex.org/W2885778889","https://openalex.org/W2766514146","https://openalex.org/W2885516856","https://openalex.org/W4289703016","https://openalex.org/W3094138326","https://openalex.org/W4310224730"],"abstract_inverted_index":{"FPGAs":[0],"are":[1,10],"used":[2],"for":[3,55,76],"high":[4],"speed":[5],"machine":[6],"learning":[7],"inference,":[8],"and":[9,16,49,85],"proving":[11],"to":[12,71,107,142],"be":[13,110],"much":[14],"faster":[15],"efficient":[17],"than":[18],"CPU.":[19,143],"LightGBM":[20,47,73,132],"is":[21,65,69],"a":[22,37,45],"gradient":[23],"boosting":[24],"algorithm":[25],"that":[26,97,127],"uses":[27],"decision":[28],"tree-based":[29],"learners.":[30],"In":[31],"this":[32],"work,":[33],"we":[34],"have":[35],"developed":[36],"library":[38,82],"named":[39],"LightFPGA":[40],"which":[41],"extracts":[42],"details":[43],"from":[44],"pre-trained":[46],"model":[48,74],"generates":[50],"the":[51,59,67,72,81,89,124,128],"corresponding":[52],"Verilog":[53],"RTL":[54],"FPGA":[56,129],"implementation.":[57],"Since":[58],"whole":[60],"process":[61],"of":[62,88,131,137],"code":[63],"generation":[64],"automated,":[66],"design":[68],"scalable":[70],"trained":[75],"any":[77,113],"given":[78],"dataset.":[79],"Further,":[80,118],"performs":[83],"testing":[84],"accuracy":[86],"verification":[87],"implementation":[90,130],"by":[91],"generating":[92],"testbench.":[93],"Our":[94],"results":[95],"show":[96],"using":[98],"LightFPGA,":[99],"around":[100,134],"100\u2013400\u00d7":[101],"improvement":[102],"in":[103,115,123],"latency":[104],"as":[105,140],"compared":[106,141],"CPU":[108],"can":[109],"achieved":[111],"without":[112],"reduction":[114],"inference":[116],"accuracy.":[117],"it":[119],"has":[120],"been":[121],"observed":[122],"tests":[125],"performed,":[126],"offers":[133],"7\u20138":[135],"folds":[136],"power":[138],"reduction,":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}