{"id":"https://openalex.org/W3085008108","doi":"https://doi.org/10.1109/vdat50263.2020.9190623","title":"A Lightweight VLSI Architecture for RECTANGLE Cipher and its Implementation on an FPGA","display_name":"A Lightweight VLSI Architecture for RECTANGLE Cipher and its Implementation on an FPGA","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3085008108","doi":"https://doi.org/10.1109/vdat50263.2020.9190623","mag":"3085008108"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011088447","display_name":"Jai Gopal Pandey","orcid":"https://orcid.org/0000-0001-9937-7438"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jai Gopal Pandey","raw_affiliation_strings":["CSIR - Central Electronics Engg. Research Inst., Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR - Central Electronics Engg. Research Inst., Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043647450","display_name":"Ayush Laddha","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayush Laddha","raw_affiliation_strings":["BITS, Pilani, Hyderabad Campus, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"BITS, Pilani, Hyderabad Campus, Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007680841","display_name":"Sashwat Deb Samaddar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sashwat Deb Samaddar","raw_affiliation_strings":["BITS, Pilani, Hyderabad Campus, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"BITS, Pilani, Hyderabad Campus, Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011088447"],"corresponding_institution_ids":["https://openalex.org/I41763900"],"apc_list":null,"apc_paid":null,"fwci":0.6628,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76052351,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7679069638252258},{"id":"https://openalex.org/keywords/block-cipher","display_name":"Block cipher","score":0.7500921487808228},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7440521717071533},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6569486856460571},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6100354194641113},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5341049432754517},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4872225821018219},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.466762512922287},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.45171597599983215},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41173163056373596},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3840579092502594},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.36379480361938477},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.20272865891456604},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17992591857910156},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07784825563430786}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7679069638252258},{"id":"https://openalex.org/C106544461","wikidata":"https://www.wikidata.org/wiki/Q543151","display_name":"Block cipher","level":3,"score":0.7500921487808228},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7440521717071533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6569486856460571},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6100354194641113},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5341049432754517},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4872225821018219},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.466762512922287},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.45171597599983215},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41173163056373596},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3840579092502594},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.36379480361938477},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.20272865891456604},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17992591857910156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07784825563430786},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W153516704","https://openalex.org/W178681677","https://openalex.org/W329998640","https://openalex.org/W1511378164","https://openalex.org/W1607874478","https://openalex.org/W1853704432","https://openalex.org/W1894646615","https://openalex.org/W1904699185","https://openalex.org/W1987476244","https://openalex.org/W2105103777","https://openalex.org/W2116090163","https://openalex.org/W2120694370","https://openalex.org/W2139958505","https://openalex.org/W2141124495","https://openalex.org/W2150154237","https://openalex.org/W2281317404","https://openalex.org/W2606231755","https://openalex.org/W2608158105","https://openalex.org/W2911407321","https://openalex.org/W2945615927","https://openalex.org/W3017366340","https://openalex.org/W3030010127","https://openalex.org/W4300978744","https://openalex.org/W4404467317","https://openalex.org/W6606187670","https://openalex.org/W6630548010","https://openalex.org/W6639606277","https://openalex.org/W6680931417"],"related_works":["https://openalex.org/W3010492628","https://openalex.org/W2984236338","https://openalex.org/W2541430577","https://openalex.org/W318337240","https://openalex.org/W3047560858","https://openalex.org/W3006530033","https://openalex.org/W3085008108","https://openalex.org/W2890281026","https://openalex.org/W2950808760","https://openalex.org/W70486817"],"abstract_inverted_index":{"Block":[0],"ciphers":[1,22],"are":[2],"one":[3],"of":[4,77,121],"the":[5,18,106,122],"most":[6],"fundamental":[7],"building":[8],"blocks":[9],"for":[10,20,55,66],"information":[11],"and":[12,37,70,86,103,109],"network":[13],"security.":[14],"In":[15,48],"recent":[16],"years,":[17],"need":[19],"lightweight":[21,53],"has":[23,59,83],"dramatically":[24],"been":[25,60,84,101],"increased":[26],"due":[27,73],"to":[28,74],"their":[29],"wide":[30],"use":[31],"in":[32],"low-cost":[33],"cryptosystems,":[34],"wireless":[35],"networks":[36],"resource-constrained":[38],"embedded":[39],"devices":[40],"including":[41],"RFIDs,":[42],"sensor":[43],"nodes,":[44],"smart":[45],"cards":[46],"etc.":[47],"this":[49],"paper,":[50],"an":[51,115],"efficient":[52],"architecture":[54,63,82,123],"RECTANGLE":[56],"block":[57],"cipher":[58],"proposed.":[61],"The":[62,80],"is":[64,124],"suitable":[65],"extremely":[67],"hardware-constrained":[68],"environments":[69],"multiple":[71],"platforms":[72],"its":[75],"support":[76],"bit-slice":[78],"technique.":[79],"proposed":[81],"synthesized":[85],"implemented":[87],"on":[88,126],"Xilinx":[89],"Virtex-5":[90],"xc5vlx110t-1ff1136":[91],"field":[92],"programmable":[93],"gate":[94,136],"array":[95],"(FPGA)":[96],"device.":[97],"Implementation":[98],"results":[99],"have":[100,110],"presented":[102],"compared":[104],"with":[105],"existing":[107],"architectures":[108],"shown":[111],"commensurable":[112],"performance.":[113],"Also,":[114],"application-specific":[116],"integrated":[117],"circuit":[118],"(ASIC)":[119],"implementation":[120],"done":[125],"SCL":[127],"180":[128],"nm":[129],"CMOS":[130],"technology":[131],"where":[132],"it":[133],"consumes":[134],"2362":[135],"equivalent":[137],"(GE).":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3}],"updated_date":"2026-01-25T23:04:38.658462","created_date":"2025-10-10T00:00:00"}