{"id":"https://openalex.org/W3085540031","doi":"https://doi.org/10.1109/vdat50263.2020.9190560","title":"Custom-IP for Gradient Descent Optimization based on Hardware/Software Co-design Paradigm","display_name":"Custom-IP for Gradient Descent Optimization based on Hardware/Software Co-design Paradigm","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3085540031","doi":"https://doi.org/10.1109/vdat50263.2020.9190560","mag":"3085540031"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003485149","display_name":"B B Shabarinath","orcid":"https://orcid.org/0000-0001-6664-208X"},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"B B Shabarinath","raw_affiliation_strings":["National Institute of Technology, Warangal, Telangana, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal, Telangana, India","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"last","author":{"id":null,"display_name":"P. Muralidhar","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Muralidhar","raw_affiliation_strings":["National Institute of Technology, Warangal, Telangana, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal, Telangana, India","institution_ids":["https://openalex.org/I121750182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003485149"],"corresponding_institution_ids":["https://openalex.org/I121750182"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13826202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10273","display_name":"IoT and Edge/Fog Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10273","display_name":"IoT and Edge/Fog Computing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.8016113042831421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7971702218055725},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.726694643497467},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.647981584072113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5893865823745728},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.562357485294342},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5357792377471924},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5054380893707275},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4924498498439789},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.476644366979599},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4155173599720001},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39091628789901733},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1637476682662964}],"concepts":[{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.8016113042831421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7971702218055725},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.726694643497467},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.647981584072113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5893865823745728},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.562357485294342},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5357792377471924},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5054380893707275},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4924498498439789},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.476644366979599},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4155173599720001},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39091628789901733},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1637476682662964}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1921679904","https://openalex.org/W2112515772","https://openalex.org/W2416799949","https://openalex.org/W2790643301","https://openalex.org/W2797457699","https://openalex.org/W2805468030","https://openalex.org/W2889228961","https://openalex.org/W2907463061","https://openalex.org/W2934436922","https://openalex.org/W2950865323","https://openalex.org/W2960833983","https://openalex.org/W2963616141","https://openalex.org/W3170113470","https://openalex.org/W4254897257"],"related_works":["https://openalex.org/W2166107669","https://openalex.org/W2154961667","https://openalex.org/W2113902926","https://openalex.org/W2001957815","https://openalex.org/W2586397364","https://openalex.org/W2057084000","https://openalex.org/W2135707884","https://openalex.org/W4285429137","https://openalex.org/W2082992433","https://openalex.org/W4293243607"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGA's)":[4],"are":[5],"being":[6],"deployed":[7],"in":[8,54,122,154,174],"cloud":[9,16],"data":[10],"centers":[11],"like":[12],"Amazon":[13],"Elastic":[14],"compute":[15],"F1":[17],"instances":[18],"for":[19,72,110],"algorithmic":[20],"acceleration":[21,74],"to":[22,58,130,147,184],"leverage":[23],"the":[24,41,60,85,93,123,156,171],"advantage":[25],"of":[26,36,75,88,104],"reconfigurability":[27],"combined":[28],"with":[29,144],"high":[30],"throughput":[31],"and":[32,38,106,116,140,163],"low":[33],"power":[34],"consumption":[35],"FPGA's":[37],"hence":[39],"balancing":[40],"dynamic":[42],"workloads.":[43],"Gradient":[44,76],"Descent":[45,77],"is":[46,51,81,114,128,158],"one":[47],"such":[48],"algorithm":[49],"that":[50],"extensively":[52],"used":[53],"core":[55],"computation":[56],"kernels":[57],"train":[59],"Machine":[61],"Learning":[62],"(ML)":[63],"models.":[64],"This":[65],"paper":[66],"proposes":[67],"a":[68,131,149],"custom-IP":[69],"(Intellectual":[70],"Property)":[71],"hardware":[73,162],"Algorithm":[78],"(GDA)":[79],"which":[80,136,155],"designed":[82],"by":[83,118],"exploring":[84],"inherent":[86],"concurrency":[87],"GDA.":[89],"The":[90,112,126,166],"IP":[91,127],"incorporates":[92],"Very":[94],"High-Speed":[95],"Integrated":[96],"Circuit":[97],"Hardware":[98],"Description":[99],"Language":[100],"(VHDL)":[101],"based":[102],"description":[103],"GDA":[105],"AXI4":[107],"stream":[108],"interface":[109],"connectivity.":[111],"Custom-IP":[113],"flexible":[115,164],"reusable":[117],"tuning":[119],"generics":[120],"defined":[121],"VHDL":[124],"code.":[125],"interfaced":[129],"32-bit":[132],"MicroBlaze":[133],"soft-core":[134],"processor":[135],"acts":[137],"as":[138],"host":[139],"manages":[141],"run-time":[142],"along":[143],"other":[145],"peripherals":[146],"form":[148],"System":[150],"on":[151,178],"Chip":[152],"(SoC)":[153],"design":[157],"partitioned":[159],"into":[160],"fixed":[161],"software.":[165],"Hardware/Software":[167],"Codesign":[168],"results":[169],"show":[170],"5x":[172],"improvement":[173],"performance":[175],"when":[176,182],"implemented":[177],"Artix":[179],"XC7A100T-CSG324":[180],"FPGA":[181],"compared":[183],"software":[185],"implementation.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}