{"id":"https://openalex.org/W3084659170","doi":"https://doi.org/10.1109/vdat50263.2020.9190377","title":"Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA","display_name":"Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3084659170","doi":"https://doi.org/10.1109/vdat50263.2020.9190377","mag":"3084659170"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028262376","display_name":"Vivian Desalphine","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Vivian Desalphine","raw_affiliation_strings":["Centre for Development of Advanced Computing, Bangalore"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing, Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078733465","display_name":"Somya Dashora","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Somya Dashora","raw_affiliation_strings":["Centre for Development of Advanced Computing, Bangalore"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing, Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082370100","display_name":"Laxita Mali","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Laxita Mali","raw_affiliation_strings":["Centre for Development of Advanced Computing, Bangalore"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing, Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012399725","display_name":"K Suhas","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Suhas","raw_affiliation_strings":["Centre for Development of Advanced Computing, Bangalore"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing, Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022564712","display_name":"Aneesh Raveendran","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aneesh Raveendran","raw_affiliation_strings":["Centre for Development of Advanced Computing, Bangalore"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing, Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091068830","display_name":"David Selvakumar","orcid":"https://orcid.org/0000-0002-7461-1416"},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"David Selvakumar","raw_affiliation_strings":["Centre for Development of Advanced Computing, Bangalore"],"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing, Bangalore","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5028262376"],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":0.9241,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72619048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8500432968139648},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.76179039478302},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6136764287948608},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6058607697486877},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5933446884155273},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.5695784091949463},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.5542885661125183},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5529912114143372},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5306521654129028},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5189402103424072},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5129486918449402},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46624770760536194},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43994566798210144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39805838465690613}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8500432968139648},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.76179039478302},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6136764287948608},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6058607697486877},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5933446884155273},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.5695784091949463},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.5542885661125183},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5529912114143372},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5306521654129028},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5189402103424072},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5129486918449402},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46624770760536194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43994566798210144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39805838465690613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190377","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W241992495","https://openalex.org/W1605481470","https://openalex.org/W1971294584","https://openalex.org/W1980670417","https://openalex.org/W1981848795","https://openalex.org/W2087673011","https://openalex.org/W2116986122","https://openalex.org/W2120072148","https://openalex.org/W2136200314","https://openalex.org/W2136752594","https://openalex.org/W2139328320","https://openalex.org/W2143285027","https://openalex.org/W2152450307","https://openalex.org/W2156506280","https://openalex.org/W2170282806","https://openalex.org/W2325818590","https://openalex.org/W2434397002","https://openalex.org/W2545917546","https://openalex.org/W2769732596","https://openalex.org/W2884244401","https://openalex.org/W2991137504","https://openalex.org/W3003900973","https://openalex.org/W4236020707","https://openalex.org/W4255807648","https://openalex.org/W4256712507","https://openalex.org/W4288017761","https://openalex.org/W6645902826","https://openalex.org/W6679682272","https://openalex.org/W6701421534","https://openalex.org/W6753676663","https://openalex.org/W6819430493"],"related_works":["https://openalex.org/W2182315954","https://openalex.org/W2121191383","https://openalex.org/W3216288082","https://openalex.org/W2976775806","https://openalex.org/W2106444886","https://openalex.org/W2406597118","https://openalex.org/W2462146500","https://openalex.org/W2404820046","https://openalex.org/W4255807648","https://openalex.org/W81534626"],"abstract_inverted_index":{"Performance":[0],"of":[1,14,27,50,53,93,105,108,110,124,141],"instruction":[2,30],"cache":[3,32,126,150,153],"has":[4],"become":[5],"an":[6,54,172],"important":[7],"factor":[8],"in":[9,81,103,171,183],"enhancing":[10],"the":[11,25,86,125,142],"overall":[12],"performance":[13,26,123],"a":[15,20,28,70,164],"system.":[16],"This":[17],"paper":[18,143],"describes":[19],"novel":[21],"method":[22],"to":[23,68,145],"evaluate":[24,69,146],"level-1":[29],"(L1i)":[31],"designed":[33],"for":[34,115],"single-core,":[35],"out-of-order":[36],"(OoO)":[37],"RISC-V":[38,59],"superscalar":[39,58],"processor.":[40],"A":[41],"synthesizable":[42],"high-level":[43],"Bluespec":[44],"System-Verilog":[45],"(BSV)":[46],"based":[47],"framework,":[48],"consisting":[49],"front-end":[51],"model":[52,62],"O<;span":[55],"style=\"font-size:":[56],"14.5px;\">o<;/span>O":[57],"processor,":[60,94],"TLB":[61],"and":[63,88,97,112,136,147,160,181,188],"lower-level":[64,98,109],"memory,":[65],"is":[66],"used":[67],"virtually-indexed-physically-tagged":[71],"(VIPT),":[72],"nonblocking,":[73],"pipelined,":[74],"wide":[75],"fetch-group":[76],"L1i-cache.":[77],"The":[78,122,139,168,186],"framework":[79,187],"works":[80],"various":[82,91],"modes,":[83],"depending":[84],"on":[85,163,192],"bandwidth":[87],"latency":[89,107],"across":[90],"interfaces":[92],"TLB,":[95],"L1i-cache":[96,166,174,189],"memory.":[99],"It":[100],"allows":[101],"variation":[102],"terms":[104],"variable":[106,113],"memory":[111],"demand":[114],"instructions,":[116],"simulating":[117],"varying":[118],"processor":[119],"execution":[120],"rates.":[121],"was":[127,144],"evaluated":[128],"through":[129],"parameters":[130],"such":[131],"as":[132],"hit-rate,":[133],"MPKI,":[134],"bus-traffic":[135],"hardware":[137],"complexity.":[138],"objective":[140],"analyze":[148],"different":[149],"optimizations,":[151],"viz.":[152],"replacement":[154],"policies,":[155],"victim-cache":[156],"buffer":[157],"size/replacement":[158],"policies":[159],"prefetch-unit":[161],"enablement,":[162],"baseline":[165],"configuration.":[167],"analysis":[169],"yielded":[170],"effective":[173],"configuration":[175],"after":[176],"running":[177],"standard":[178],"workload":[179],"programs":[180],"benchmarks":[182],"single-core":[184],"environment.":[185],"were":[190],"validated":[191],"Xilinx":[193],"UltraScale+":[194],"VCU118":[195],"board.":[196]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}