{"id":"https://openalex.org/W3085536830","doi":"https://doi.org/10.1109/vdat50263.2020.9190274","title":"HARDWARE ACCELERATOR: IMPLEMENTATION OF CNN ON FPGA FOR DIGIT RECOGNITION","display_name":"HARDWARE ACCELERATOR: IMPLEMENTATION OF CNN ON FPGA FOR DIGIT RECOGNITION","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3085536830","doi":"https://doi.org/10.1109/vdat50263.2020.9190274","mag":"3085536830"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020425717","display_name":"Onkar Choudhari","orcid":null},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Onkar Choudhari","raw_affiliation_strings":["Electronics and Telecommunication, College of Engineering, Pune, Pune, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, College of Engineering, Pune, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019748311","display_name":"Marisha Chopade","orcid":null},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Marisha Chopade","raw_affiliation_strings":["Electronics and Telecommunication, College of Engineering, Pune, Pune, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, College of Engineering, Pune, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013739442","display_name":"Sourabh Chopde","orcid":null},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sourabh Chopde","raw_affiliation_strings":["Electronics and Telecommunication, College of Engineering, Pune, Pune, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, College of Engineering, Pune, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002575679","display_name":"Swarali Dabhadkar","orcid":null},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swarali Dabhadkar","raw_affiliation_strings":["Electronics and Telecommunication, College of Engineering, Pune, Pune, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, College of Engineering, Pune, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058145709","display_name":"Vaishali Ingale","orcid":"https://orcid.org/0000-0002-4793-7103"},"institutions":[{"id":"https://openalex.org/I878213199","display_name":"Savitribai Phule Pune University","ror":"https://ror.org/044g6d731","country_code":"IN","type":"education","lineage":["https://openalex.org/I878213199"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V Ingale","raw_affiliation_strings":["Electronics and Telecommunication, College of Engineering, Pune, Pune, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunication, College of Engineering, Pune, Pune, India","institution_ids":["https://openalex.org/I878213199"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5020425717"],"corresponding_institution_ids":["https://openalex.org/I878213199"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.51194452,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8745032548904419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8434938192367554},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6672696471214294},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6486033201217651},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.557375967502594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46205630898475647},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44250357151031494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44158175587654114},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.42347198724746704},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4164084196090698},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.31886905431747437},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21042704582214355}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8745032548904419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8434938192367554},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6672696471214294},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6486033201217651},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.557375967502594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46205630898475647},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44250357151031494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44158175587654114},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.42347198724746704},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4164084196090698},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.31886905431747437},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21042704582214355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2094756095","https://openalex.org/W2342840547","https://openalex.org/W2435792570","https://openalex.org/W2566805700","https://openalex.org/W2737976205","https://openalex.org/W2766839578","https://openalex.org/W2907463061","https://openalex.org/W2908246439","https://openalex.org/W2996011401","https://openalex.org/W3002268996"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2387264083","https://openalex.org/W2170552397","https://openalex.org/W1876592433","https://openalex.org/W2540393334","https://openalex.org/W2083269738","https://openalex.org/W2604877941","https://openalex.org/W2390042878"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1,13],"Network":[2,14],"(CNN)":[3],"is":[4,16,27,76,149,172,195],"a":[5,42,46,77,120,128,175],"special":[6],"kind":[7],"of":[8,33,60,74,112,123,131,137,142,160],"feed":[9],"-":[10,52,125,155,201],"forward":[11],"Artificial":[12],"that":[15],"generally":[17],"used":[18],"for":[19,36,45,89,139,213,222],"fast":[20],"and":[21,50,67,134],"accurate":[22],"image":[23],"recognition.":[24,144],"This":[25],"capability":[26],"highly":[28,78],"required":[29],"in":[30,165],"the":[31,57,110,140,158,162,166],"field":[32],"embedded":[34],"systems":[35,40],"various":[37],"applications.":[38],"Embedded":[39],"present":[41,109],"compelling":[43],"need":[44],"portable,":[47],"low":[48],"power":[49],"area":[51],"efficient":[53],"hardware":[54,69,193],"accelerator.":[55],"Also,":[56],"large":[58],"amount":[59],"processing":[61],"needed":[62],"by":[63],"CNN":[64,75,113],"demands":[65],"dedicated":[66],"custom-built":[68],"implementations.":[70],"The":[71,145,169,186,192,206],"convolution":[72],"part":[73],"parallelized":[79],"Digital":[80],"Signal":[81],"Processing":[82],"(DSP)":[83],"algorithm":[84],"which":[85],"makes":[86],"it":[87],"fit":[88,198],"Field":[90],"Programmable":[91],"Gate":[92],"Array":[93],"(FPGA)":[94],"implementation":[95,111,177],"as":[96],"FPGAs":[97,223],"have":[98],"an":[99,179,214],"incontestable":[100],"ability":[101],"to":[102,197],"maximize":[103],"parallelism.":[104],"In":[105],"this":[106],"paper,":[107],"we":[108],"on":[114,178,199],"FPGA.":[115],"We":[116],"came":[117],"up":[118],"with":[119,127,157,174],"smaller":[121],"version":[122],"LeNet":[124],"5":[126],"parametric":[129],"reduction":[130],"about":[132],"95%":[133],"having":[135,224],"accuracy":[136],"95.33%":[138],"application":[141],"digit":[143],"complete":[146],"modified":[147],"architecture":[148,194,216],"implemented":[150],"using":[151,184],"Hardware":[152],"Description":[153],"Language":[154],"Verilog":[156],"aim":[159],"improving":[161],"timing":[163],"performance":[164],"inference":[167],"phase.":[168],"proposed":[170],"work":[171],"compared":[173],"software":[176],"8th":[180],"generation":[181],"i5":[182],"processor":[183],"Keras.":[185],"results":[187,208],"obtained":[188,207],"clearly":[189],"demarcate":[190],"acceleration.":[191],"designed":[196],"Kintex":[200],"7":[202,230],"xck325ttfg900-2l":[203],"FPGA":[204],"optimally.":[205],"can":[209],"be":[210],"easily":[211],"extrapolated":[212],"improved":[215],"showcasing":[217],"four":[218],"times":[219],"more":[220,225],"parallelism":[221],"DSP":[226],"slices":[227],"(e.g.":[228],"Virtex":[229],"series).":[231]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}