{"id":"https://openalex.org/W3086807857","doi":"https://doi.org/10.1109/vdat50263.2020.9190273","title":"KARNA for a Trustable Hardware","display_name":"KARNA for a Trustable Hardware","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3086807857","doi":"https://doi.org/10.1109/vdat50263.2020.9190273","mag":"3086807857"},"language":"en","primary_location":{"id":"doi:10.1109/vdat50263.2020.9190273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005783336","display_name":"Sree Ranjani Rajendran","orcid":"https://orcid.org/0000-0002-7884-4049"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sree Ranjani Rajendran","raw_affiliation_strings":["Department of CSE, RISE Lab, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, RISE Lab, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005783336"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1293554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8145692348480225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6895108222961426},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.65984046459198},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6409409642219543},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6282439231872559},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.565167248249054},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5467936992645264},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5115207433700562},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.44483113288879395},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4312290847301483},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4216322898864746},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3939427435398102},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33021169900894165},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09070217609405518},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06793969869613647}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8145692348480225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6895108222961426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.65984046459198},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6409409642219543},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6282439231872559},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.565167248249054},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5467936992645264},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5115207433700562},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.44483113288879395},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4312290847301483},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4216322898864746},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3939427435398102},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33021169900894165},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09070217609405518},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06793969869613647},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat50263.2020.9190273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vdat50263.2020.9190273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 24th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1800789167","https://openalex.org/W1984594799","https://openalex.org/W2034711041","https://openalex.org/W2122711125","https://openalex.org/W2139637699","https://openalex.org/W2141949513","https://openalex.org/W2154900953","https://openalex.org/W2536183451","https://openalex.org/W2578660235","https://openalex.org/W2612970186","https://openalex.org/W2915054448","https://openalex.org/W2954925070","https://openalex.org/W4231708524","https://openalex.org/W6737401211"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W4309935840","https://openalex.org/W2046817858","https://openalex.org/W2134697552","https://openalex.org/W2017736121","https://openalex.org/W4229881013","https://openalex.org/W2102660503","https://openalex.org/W1972395546","https://openalex.org/W2012014781","https://openalex.org/W2038293309"],"abstract_inverted_index":{"Due":[0],"to":[1,32,37,50,94,134],"globalization,":[2],"hardware":[3,44,53],"threats":[4],"are":[5,23,92],"emerging":[6],"challenges":[7],"for":[8,48],"the":[9,13,46,52,77,80,84,96,109],"design":[10,143],"engineers":[11],"in":[12,54,83],"integrated":[14,20],"chip":[15],"(IC)manufacturing":[16],"unit.":[17],"Nowadays":[18],"application-specific":[19],"circuits":[21],"(ASICs)":[22],"mostly":[24],"replaced":[25],"with":[26,79,139,141],"reconfigurable":[27,43],"field-programmable":[28,128],"gate":[29,129],"array":[30,130],"(FPGAs),":[31],"provide":[33,135],"a":[34,67,136],"flexible":[35],"system":[36],"support":[38],"many":[39],"applications.":[40,57],"The":[41,58,114],"secured":[42,62],"is":[45,117],"need":[47],"end-users":[49],"use":[51],"several":[55],"trustable":[56,137],"proposed":[59,115],"method":[60],"delivers":[61],"hardware,":[63],"such":[64],"that":[65,99],"whenever":[66],"malicious":[68],"activity":[69],"occurs,":[70],"KARNA":[71,100],"an":[72],"embedded":[73],"logic":[74],"will":[75,101],"detect":[76],"threat":[78],"proof":[81],"modeled":[82],"design.":[85],"To":[86],"minimize":[87],"computational":[88],"complexity,":[89],"specific":[90],"nodes":[91,105],"selected":[93],"model":[95],"proof.":[97],"So":[98],"check":[102],"only":[103],"those":[104],"and":[106,132,145],"this":[107],"increases":[108],"detection":[110,147],"accuracy":[111],"as":[112],"well.":[113],"framework":[116],"validated":[118],"on":[119,124],"ISCAS'85":[120],"benchmark":[121],"circuits,":[122],"implemented":[123],"Xilinx":[125],"Spartan":[126],"6":[127],"(FPGA),":[131],"evaluated":[133],"platform":[138],"PCH":[140],"minimal":[142],"overhead":[144],"accurate":[146],"coverage.":[148]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}