{"id":"https://openalex.org/W7131262006","doi":"https://doi.org/10.1109/vcip67698.2025.11396907","title":"StreamLIC: A Lightweight Learned Image Compression Model for Stream Processing On FPGA","display_name":"StreamLIC: A Lightweight Learned Image Compression Model for Stream Processing On FPGA","publication_year":2025,"publication_date":"2025-12-01","ids":{"openalex":"https://openalex.org/W7131262006","doi":"https://doi.org/10.1109/vcip67698.2025.11396907"},"language":null,"primary_location":{"id":"doi:10.1109/vcip67698.2025.11396907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip67698.2025.11396907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 International Conference on Visual Communications and Image Processing (VCIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034893913","display_name":"Hanlun Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanlun Zhang","raw_affiliation_strings":["Shanghai Jiao Tong University,Institute of Image Communication and Network Engineering,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Institute of Image Communication and Network Engineering,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126691803","display_name":"Li Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Chen","raw_affiliation_strings":["Shanghai Jiao Tong University,Institute of Image Communication and Network Engineering,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,Institute of Image Communication and Network Engineering,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.63831479,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3467000126838684,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3467000126838684,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.2985999882221222,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.06129999831318855,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.636900007724762},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.6341999769210815},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.5485000014305115},{"id":"https://openalex.org/keywords/autoregressive-model","display_name":"Autoregressive model","score":0.5098999738693237},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.5041000247001648},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4875999987125397},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.48170000314712524},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.3984000086784363}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7595000267028809},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.636900007724762},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.6341999769210815},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.5485000014305115},{"id":"https://openalex.org/C159877910","wikidata":"https://www.wikidata.org/wiki/Q2202883","display_name":"Autoregressive model","level":2,"score":0.5098999738693237},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.5041000247001648},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4875999987125397},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.48170000314712524},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.3984000086784363},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.36010000109672546},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.35019999742507935},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.3481999933719635},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3474999964237213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34630000591278076},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3244999945163727},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.30640000104904175},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.30489999055862427},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.3012999892234802},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.3000999987125397},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2906000018119812},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.29019999504089355},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.2840999960899353},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.27410000562667847},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.2700999975204468},{"id":"https://openalex.org/C1769480","wikidata":"https://www.wikidata.org/wiki/Q1345239","display_name":"Entropy encoding","level":3,"score":0.2621000111103058},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.250900000333786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vcip67698.2025.11396907","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip67698.2025.11396907","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 International Conference on Visual Communications and Image Processing (VCIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2040903332","https://openalex.org/W2138019504","https://openalex.org/W2172654076","https://openalex.org/W2505609860","https://openalex.org/W2584311934","https://openalex.org/W3034469748","https://openalex.org/W3131427579","https://openalex.org/W3135530072","https://openalex.org/W3175457126","https://openalex.org/W3183723309","https://openalex.org/W4226361855","https://openalex.org/W4312036024","https://openalex.org/W4312806968","https://openalex.org/W4316660036","https://openalex.org/W4394564444","https://openalex.org/W4409076599","https://openalex.org/W4413144383"],"related_works":[],"abstract_inverted_index":{"Learned":[0],"image":[1,33],"compression":[2,9,34,101],"offers":[3],"superior":[4],"rate-distortion":[5],"performance":[6,90,102],"over":[7],"conventional":[8],"methods,":[10],"but":[11],"its":[12],"high":[13],"computational":[14],"complexity":[15],"remains":[16],"a":[17,30,38,48,64,74],"major":[18],"barrier":[19],"to":[20,56,87],"hardware":[21,40,110],"deployment.":[22],"This":[23],"paper":[24],"tackles":[25],"this":[26],"challenge":[27],"by":[28],"introducing":[29],"lightweight":[31],"learned":[32],"model,":[35],"co-designed":[36],"with":[37,103],"dedicated":[39],"architecture":[41],"for":[42,70,78],"efficient":[43,79],"FPGA":[44],"inference.":[45],"By":[46],"adopting":[47],"stream":[49],"processing":[50,120],"perspective,":[51],"we":[52],"propose":[53],"several":[54],"methods":[55],"mitigate":[57],"inference":[58,92],"bottlenecks":[59],"while":[60],"maintaining":[61],"competitive":[62,100],"performance:":[63],"block-sparse,":[65],"row-wise":[66],"autoregressive":[67],"prediction":[68],"model":[69,89,98],"low-latency":[71],"entropy":[72],"modeling,":[73],"hardware-friendly":[75],"nonlinear":[76],"module":[77],"analysis":[80],"and":[81,84],"synthesis":[82],"transforms,":[83],"multi-stage":[85],"training":[86],"enhance":[88],"without":[91],"overhead.":[93],"Experimental":[94],"results":[95],"show":[96],"our":[97],"achieves":[99],"an":[104],"exceptionally":[105],"low":[106],"operation":[107],"count.":[108],"Further-more,":[109],"simulations":[111],"confirm":[112],"that":[113],"the":[114],"proposed":[115],"codec":[116],"can":[117],"achieve":[118],"real-time":[119],"on":[121],"FPGA.":[122]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-25T00:00:00"}