{"id":"https://openalex.org/W2343986026","doi":"https://doi.org/10.1109/vcip.2015.7457824","title":"A high-throughput deblocking filter VLSI architecture for HEVC","display_name":"A high-throughput deblocking filter VLSI architecture for HEVC","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2343986026","doi":"https://doi.org/10.1109/vcip.2015.7457824","mag":"2343986026"},"language":"en","primary_location":{"id":"doi:10.1109/vcip.2015.7457824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip.2015.7457824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Visual Communications and Image Processing (VCIP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000288828","display_name":"Wei Zhou","orcid":"https://orcid.org/0000-0001-9715-6957"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Zhou","raw_affiliation_strings":["School of Electronics and Information, Northwestern Polytechnical University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Northwestern Polytechnical University, Xi'an, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052651640","display_name":"Jingzhi Zhang","orcid":"https://orcid.org/0000-0001-5672-8349"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingzhi Zhang","raw_affiliation_strings":["School of Electronics and Information, Northwestern Polytechnical University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Northwestern Polytechnical University, Xi'an, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101644680","display_name":"Xin Zhou","orcid":"https://orcid.org/0000-0002-1496-405X"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Zhou","raw_affiliation_strings":["School of Automation, Northwestern Polytechnical University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Automation, Northwestern Polytechnical University, Xi'an, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082398139","display_name":"Tongqing Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tongqing Liu","raw_affiliation_strings":["School of Electronics and Information, Northwestern Polytechnical University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Northwestern Polytechnical University, Xi'an, China","institution_ids":["https://openalex.org/I17145004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I17145004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.22725493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13905","display_name":"Telecommunications and Broadcasting Technologies","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/deblocking-filter","display_name":"Deblocking filter","score":0.9751625061035156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8030685186386108},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7603965401649475},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.598922848701477},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5945199728012085},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5821539759635925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.511585533618927},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.4876750707626343},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44507795572280884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43754372000694275},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4332635998725891},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.420302152633667},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19586896896362305},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.15263602137565613},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07453948259353638}],"concepts":[{"id":"https://openalex.org/C143184774","wikidata":"https://www.wikidata.org/wiki/Q3020846","display_name":"Deblocking filter","level":2,"score":0.9751625061035156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8030685186386108},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7603965401649475},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.598922848701477},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5945199728012085},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5821539759635925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.511585533618927},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.4876750707626343},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44507795572280884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43754372000694275},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4332635998725891},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.420302152633667},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19586896896362305},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.15263602137565613},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07453948259353638},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vcip.2015.7457824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip.2015.7457824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Visual Communications and Image Processing (VCIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1979935352","https://openalex.org/W1981259175","https://openalex.org/W2061213309","https://openalex.org/W2123113293","https://openalex.org/W2146395539","https://openalex.org/W2294460236","https://openalex.org/W6697689865"],"related_works":["https://openalex.org/W2163915119","https://openalex.org/W2989459921","https://openalex.org/W1572837867","https://openalex.org/W2124319728","https://openalex.org/W2141748053","https://openalex.org/W3139997849","https://openalex.org/W2343986026","https://openalex.org/W2031051084","https://openalex.org/W2018690801","https://openalex.org/W4250070141"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,26],"novel":[4],"VLSI":[5],"hardware":[6,65],"architecture":[7,29,52,72,77],"for":[8,88],"the":[9,14,20,50,56,59,62,69,81,85],"real-time":[10,82],"high-throughput":[11],"implementation":[12],"of":[13,31,61,84],"HEVC":[15],"deblocking":[16,86],"filtering.":[17],"Based":[18],"on":[19],"proposed":[21,51,76],"implementation-friendly":[22],"boundary":[23],"judgment":[24],"method,":[25],"dedicated":[27],"multi-parallel":[28],"composed":[30],"four":[32],"parallel":[33,36,40],"filtering":[34,38,43],"cores,":[35],"luma/chroma":[37],"and":[39],"vertical/horizontal":[41],"edges":[42],"is":[44],"presented.":[45],"Experimental":[46],"results":[47],"demonstrate":[48],"that":[49],"can":[53,78],"greatly":[54],"improve":[55],"performance":[57],"at":[58,92],"expense":[60],"slightly":[63],"increased":[64],"cost":[66],"compared":[67],"to":[68],"previously":[70],"known":[71],"in":[73],"HEVC.":[74],"The":[75],"also":[79],"meet":[80],"requirement":[83],"filter":[87],"8K\u00d74K":[89],"video":[90],"format":[91],"123fps":[93],"under":[94],"278MHz":[95],"clock":[96],"rate.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}