{"id":"https://openalex.org/W1975261155","doi":"https://doi.org/10.1109/vcip.2014.7051563","title":"Sample adaptive offset filter hardware design for HEVC encoder","display_name":"Sample adaptive offset filter hardware design for HEVC encoder","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1975261155","doi":"https://doi.org/10.1109/vcip.2014.7051563","mag":"1975261155"},"language":"en","primary_location":{"id":"doi:10.1109/vcip.2014.7051563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip.2014.7051563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Visual Communications and Image Processing Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090919078","display_name":"Fabiane Rediess","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Fabiane Rediess","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033532286","display_name":"Ruhan Concei\u00e7\u00e3o","orcid":"https://orcid.org/0000-0002-3975-2838"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ruhan Conceicao","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas, Group of Architectures and Integrated Circuits 1 Gomes Carneiro ST-Pelotas - Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090919078"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.5907,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.65092778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"299","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8862950801849365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.760741114616394},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7477744221687317},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.72194904088974},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6792447566986084},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6565963625907898},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5933377742767334},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47190552949905396},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42261773347854614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32297980785369873}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8862950801849365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.760741114616394},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7477744221687317},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.72194904088974},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6792447566986084},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6565963625907898},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5933377742767334},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47190552949905396},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42261773347854614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32297980785369873},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vcip.2014.7051563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip.2014.7051563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Visual Communications and Image Processing Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1979935352","https://openalex.org/W2017801928","https://openalex.org/W2027413591","https://openalex.org/W2044275823","https://openalex.org/W2136592113","https://openalex.org/W2146395539"],"related_works":["https://openalex.org/W2364622490","https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W1986121963","https://openalex.org/W90186386","https://openalex.org/W181593118","https://openalex.org/W2122042448","https://openalex.org/W4254448570","https://openalex.org/W2005854230"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3],"hardware":[4,114],"design":[5],"for":[6,50,63],"the":[7,18,28,39,47,51,68,91,111],"Sample":[8],"Adaptive":[9],"Offset":[10,41],"filter,":[11],"which":[12],"is":[13],"an":[14,81],"innovation":[15],"brought":[16],"by":[17],"new":[19],"video":[20],"coding":[21],"standard":[22],"HEVC.":[23],"The":[24,54,72,86],"architectures":[25,56,73,93],"focus":[26],"on":[27],"encoder":[29],"side":[30],"and":[31,42,45,67,78,96],"include":[32],"both":[33,64],"classification":[34,61],"methods":[35],"used":[36],"in":[37,76],"SAO,":[38],"Band":[40],"Edge":[43],"Offset,":[44],"also":[46],"statistical":[48,69],"calculations":[49],"offset":[52],"generation.":[53],"proposed":[55,92],"feature":[57],"two":[58],"sample":[59],"buffers,":[60],"units":[62],"SAO":[65],"types":[66],"collection":[70],"unit.":[71],"were":[74],"described":[75],"VHDL":[77],"synthesized":[79],"to":[80,99],"Altera":[82],"Stratix":[83],"V":[84],"FPGA.":[85],"synthesis":[87],"results":[88],"show":[89],"that":[90],"achieve":[94],"364MHz":[95],"are":[97],"capable":[98],"process":[100],"44":[101],"QFHD":[102],"(3840\u00d72160)":[103],"frames":[104],"per":[105],"second":[106],"using":[107],"8,040":[108],"ALUTs":[109],"of":[110],"target":[112],"device":[113],"resources.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}