{"id":"https://openalex.org/W2030209619","doi":"https://doi.org/10.1109/vcip.2011.6115963","title":"FPGA design for image processing using a GUI of a web-based VHDL Code Generator","display_name":"FPGA design for image processing using a GUI of a web-based VHDL Code Generator","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2030209619","doi":"https://doi.org/10.1109/vcip.2011.6115963","mag":"2030209619"},"language":"en","primary_location":{"id":"doi:10.1109/vcip.2011.6115963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip.2011.6115963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Visual Communications and Image Processing (VCIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029142705","display_name":"Thomas Schumann","orcid":"https://orcid.org/0000-0003-3858-3507"},"institutions":[{"id":"https://openalex.org/I107257983","display_name":"Darmstadt University of Applied Sciences","ror":"https://ror.org/047wbd030","country_code":"DE","type":"education","lineage":["https://openalex.org/I107257983"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Thomas Schumann","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt University of Applied Sciences, Darmstadt, Germany","Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt - University of Applied Sciences, D-64295, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt University of Applied Sciences, Darmstadt, Germany","institution_ids":["https://openalex.org/I107257983"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt - University of Applied Sciences, D-64295, Germany","institution_ids":["https://openalex.org/I107257983"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076523106","display_name":"Anita Ratna Dewi Susanti","orcid":null},"institutions":[{"id":"https://openalex.org/I107257983","display_name":"Darmstadt University of Applied Sciences","ror":"https://ror.org/047wbd030","country_code":"DE","type":"education","lineage":["https://openalex.org/I107257983"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Anita Ratna Dewi Susanti","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt University of Applied Sciences, Darmstadt, Germany","Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt - University of Applied Sciences, D-64295, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt University of Applied Sciences, Darmstadt, Germany","institution_ids":["https://openalex.org/I107257983"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Hochschule Darmstadt - University of Applied Sciences, D-64295, Germany","institution_ids":["https://openalex.org/I107257983"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029142705"],"corresponding_institution_ids":["https://openalex.org/I107257983"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54366708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.872699499130249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8084651231765747},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7125307321548462},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5917806029319763},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4957362115383148},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.48417928814888},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4830394387245178},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.45883601903915405},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45642372965812683},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42464545369148254},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42252209782600403},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3368866741657257},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19914975762367249}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.872699499130249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8084651231765747},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7125307321548462},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5917806029319763},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4957362115383148},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.48417928814888},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4830394387245178},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.45883601903915405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45642372965812683},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42464545369148254},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42252209782600403},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3368866741657257},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19914975762367249},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vcip.2011.6115963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vcip.2011.6115963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Visual Communications and Image Processing (VCIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321375","display_name":"Pukyong National University","ror":"https://ror.org/0433kqc49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2078880443","https://openalex.org/W2139669399"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2110818533","https://openalex.org/W2042515040"],"abstract_inverted_index":{"The":[0],"aim":[1],"of":[2,33,90],"our":[3],"web-based":[4],"VHDL":[5,18,52],"Code":[6],"Generator,":[7],"named":[8],"DiaHDL,":[9],"is,":[10],"to":[11,16,42,76],"translate":[12],"a":[13,64,82,98],"component":[14,74],"diagram":[15],"synthesizable":[17],"code":[19],"[1][2].":[20],"In":[21],"this":[22,34],"live":[23],"demonstration":[24],"we":[25],"present":[26],"the":[27,40,51,69,87],"special":[28],"Graphical":[29],"User":[30],"Interface":[31],"(GUI)":[32],"web-":[35],"based":[36],"tool":[37,92],"that":[38],"allows":[39],"user":[41],"select":[43],"digital":[44],"components,":[45],"customize":[46],"their":[47],"parameters":[48],"und":[49],"generate":[50],"code.":[53],"This":[54],"is":[55],"done":[56],"for":[57,61,80],"an":[58],"FPGA":[59,84],"design":[60,71],"image":[62],"processing,":[63],"JPEG":[65],"encoder.":[66],"We":[67],"show":[68],"complete":[70],"flow":[72],"from":[73],"entry":[75],"bit":[77],"stream":[78],"generation":[79],"programming":[81],"Xilinx":[83,95],"device,":[85],"using":[86],"proposed":[88],"GUI":[89],"DiaHDL":[91],"together":[93],"with":[94],"ISE":[96],"tool,":[97],"standard":[99],"HDL":[100],"synthesis":[101],"tool.":[102]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}