{"id":"https://openalex.org/W3005620031","doi":"https://doi.org/10.1109/uemcon47517.2019.8992989","title":"A Fast and Secure Pipelined Barrel Processor for Safety-Critical Applications for Real-Time Operating Systems","display_name":"A Fast and Secure Pipelined Barrel Processor for Safety-Critical Applications for Real-Time Operating Systems","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3005620031","doi":"https://doi.org/10.1109/uemcon47517.2019.8992989","mag":"3005620031"},"language":"en","primary_location":{"id":"doi:10.1109/uemcon47517.2019.8992989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon47517.2019.8992989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085599639","display_name":"Mong Tee Sim","orcid":null},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mong Tee Sim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado Colorado Spring, Colorado, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado Colorado Spring, Colorado, USA","institution_ids":["https://openalex.org/I888729015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091607086","display_name":"Darshika G. Perera","orcid":"https://orcid.org/0000-0001-9106-4381"},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darshika G. Perera","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado Colorado Spring, Colorado, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado Colorado Spring, Colorado, USA","institution_ids":["https://openalex.org/I888729015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I888729015"],"apc_list":null,"apc_paid":null,"fwci":0.987,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75987842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"33","issue":null,"first_page":"0894","last_page":"0904"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7757358551025391},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6912059187889099},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.653292179107666},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6032867431640625},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.522556483745575},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.49194571375846863},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.46078765392303467},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.412592351436615},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3665895462036133},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.10154315829277039},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.1001252830028534},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.09998589754104614}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7757358551025391},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6912059187889099},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.653292179107666},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6032867431640625},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.522556483745575},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.49194571375846863},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.46078765392303467},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.412592351436615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3665895462036133},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.10154315829277039},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.1001252830028534},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.09998589754104614},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/uemcon47517.2019.8992989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon47517.2019.8992989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W18781825","https://openalex.org/W26816055","https://openalex.org/W197096781","https://openalex.org/W1480803509","https://openalex.org/W1508973477","https://openalex.org/W1593676544","https://openalex.org/W1973326708","https://openalex.org/W2037874152","https://openalex.org/W2063301303","https://openalex.org/W2079800324","https://openalex.org/W2097685561","https://openalex.org/W2127000736","https://openalex.org/W2137622193","https://openalex.org/W2441696498","https://openalex.org/W2963163273","https://openalex.org/W4234033339","https://openalex.org/W6601056741","https://openalex.org/W6608031838","https://openalex.org/W6628654749","https://openalex.org/W6749750911"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W2725786787","https://openalex.org/W1875930651","https://openalex.org/W1590965489"],"abstract_inverted_index":{"Security,":[0],"reliability,":[1],"and":[2,13,94,109,118,168,171,182,187],"efficiency":[3],"are":[4,19,72,99,175],"crucial":[5],"traits":[6],"of":[7,60,152,189],"the":[8,61,83,137,158,165,185,190],"microprocessors":[9,18],"used":[10],"for":[11,23,92,116,122],"safety":[12,93,117],"mission":[14,95,119],"critical":[15,96,120],"applications.":[16],"Conventional":[17],"typically":[20,100],"not":[21,31],"suitable":[22],"these":[24,28],"applications,":[25],"mainly":[26],"because":[27],"processors":[29],"do":[30],"support":[32],"architectural-level":[33],"protection":[34],"including":[35],"thread":[36,55],"isolation,":[37],"which":[38],"in":[39,46,131],"turn":[40],"could":[41,56,86],"lead":[42],"to":[43,74,135,177,183],"security":[44],"vulnerabilities":[45],"embedded":[47],"systems.":[48,102,125],"In":[49,103],"this":[50,104],"case,":[51],"a":[52,88,133],"single":[53,147],"erroneous":[54],"cause":[57],"catastrophic":[58],"failure":[59],"whole":[62],"system.":[63,84],"Also,":[64],"with":[65],"conventional":[66],"microprocessors,":[67],"no":[68],"specific":[69],"defense":[70],"mechanisms":[71],"provided":[73],"prevent":[75],"foreign":[76],"invaders":[77],"such":[78,132],"as":[79],"viruses":[80],"from":[81],"attacking":[82],"This":[85],"become":[87],"significant":[89],"problem":[90],"especially":[91],"applications":[97,121],"that":[98],"real-time":[101,123],"paper,":[105],"we":[106],"introduce":[107],"novel":[108],"unique":[110],"pipeline":[111,148],"barrel":[112],"processor":[113],"(PBP)":[114],"architecture":[115],"operating":[124],"Our":[126],"PBP":[127,180],"microprocessor":[128,191],"is":[129],"designed":[130],"way":[134],"alleviate":[136],"aforementioned":[138],"issues,":[139],"by":[140],"comprising":[141],"following":[142],"features:":[143],"fine-grained":[144],"multi-tasking":[145],"using":[146],"assembly,":[149],"dynamic":[150],"allocation":[151],"CPU":[153],"cycles,":[154],"memory":[155],"partitioning":[156],"at":[157,164],"architectural":[159],"level,":[160,167],"execution":[161],"code":[162],"regions":[163],"hardware":[166],"global":[169],"variables":[170],"stack":[172],"protections.":[173],"Experiments":[174],"performed":[176],"evaluate":[178],"our":[179],"microprocessor,":[181],"verify":[184],"correctness":[186],"functionality":[188],"design.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}