{"id":"https://openalex.org/W2782922042","doi":"https://doi.org/10.1109/uemcon.2017.8249010","title":"An efficient hardware implementation of vector-based odd-even merge sorting","display_name":"An efficient hardware implementation of vector-based odd-even merge sorting","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2782922042","doi":"https://doi.org/10.1109/uemcon.2017.8249010","mag":"2782922042"},"language":"en","primary_location":{"id":"doi:10.1109/uemcon.2017.8249010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon.2017.8249010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062812229","display_name":"Uday A. Korat","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uday A. Korat","raw_affiliation_strings":["Product Development Engineer, Intel, Folsom, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Product Development Engineer, Intel, Folsom, California","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039339055","display_name":"Pratik Yadav","orcid":"https://orcid.org/0000-0002-4845-4189"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pratik Yadav","raw_affiliation_strings":["Applications Engineer, Ingenu, San Diego, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applications Engineer, Ingenu, San Diego, California","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101957444","display_name":"Harshil Shah","orcid":"https://orcid.org/0000-0002-9950-0675"},"institutions":[{"id":"https://openalex.org/I26538001","display_name":"San Diego State University","ror":"https://ror.org/0264fdx42","country_code":"US","type":"education","lineage":["https://openalex.org/I26538001"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harshil Shah","raw_affiliation_strings":["San Diego State University, San Diego, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"San Diego State University, San Diego, California","institution_ids":["https://openalex.org/I26538001"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.156,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.80930447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"654","last_page":"657"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7964904308319092},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.7850730419158936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7598466873168945},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.68229079246521},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6154919266700745},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5825434327125549},{"id":"https://openalex.org/keywords/merge-algorithm","display_name":"Merge algorithm","score":0.5438632369041443},{"id":"https://openalex.org/keywords/merge-sort","display_name":"Merge sort","score":0.5388659238815308},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.5233554244041443},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.49525919556617737},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.476498544216156},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.4607352614402771},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36292070150375366},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29801276326179504},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08154675364494324}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7964904308319092},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.7850730419158936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7598466873168945},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.68229079246521},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6154919266700745},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5825434327125549},{"id":"https://openalex.org/C140086265","wikidata":"https://www.wikidata.org/wiki/Q11341754","display_name":"Merge algorithm","level":4,"score":0.5438632369041443},{"id":"https://openalex.org/C35555965","wikidata":"https://www.wikidata.org/wiki/Q189057","display_name":"Merge sort","level":4,"score":0.5388659238815308},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.5233554244041443},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.49525919556617737},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.476498544216156},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.4607352614402771},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36292070150375366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29801276326179504},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08154675364494324},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/uemcon.2017.8249010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon.2017.8249010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 8th Annual Ubiquitous Computing, Electronics and Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4000000059604645,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1544703684","https://openalex.org/W2072974923","https://openalex.org/W2108907376","https://openalex.org/W2133515394","https://openalex.org/W2141389982","https://openalex.org/W2151988760","https://openalex.org/W2165011274","https://openalex.org/W2167097446","https://openalex.org/W2539742149","https://openalex.org/W2592994043","https://openalex.org/W2593930343","https://openalex.org/W2909992636","https://openalex.org/W6680874277"],"related_works":["https://openalex.org/W2925598649","https://openalex.org/W4320925713","https://openalex.org/W2190513794","https://openalex.org/W2540352350","https://openalex.org/W2765396134","https://openalex.org/W2552439138","https://openalex.org/W2011379812","https://openalex.org/W2140238930","https://openalex.org/W3014215895","https://openalex.org/W3002580575"],"abstract_inverted_index":{"Sorting":[0],"is":[1,88],"one":[2],"of":[3,16,33,42,49,64,83],"the":[4,14,17,20,31,47,104],"basic":[5],"computational":[6],"operation":[7],"that":[8,82],"has":[9,76],"an":[10,43],"immense":[11],"impact":[12],"on":[13,46,62,107],"performance":[15],"system.":[18],"Since":[19],"past":[21],"few":[22],"decades,":[23],"sorting":[24,51,60,86],"algorithms":[25,61],"have":[26,57],"been":[27],"studied":[28],"extensively":[29],"in":[30,93],"field":[32,112],"hardware":[34],"engineering":[35],"and":[36,91,100],"real-time":[37],"operating":[38],"systems.":[39],"The":[40],"efficiency":[41],"application":[44],"depends":[45],"usage":[48],"a":[50,69],"algorithm.":[52],"In":[53],"this":[54],"article,":[55],"we":[56],"compared":[58],"various":[59],"basis":[63],"time":[65,78],"complexity.":[66],"We":[67,95],"propose":[68],"vector-based":[70],"parallel":[71],"odd-even":[72],"merge":[73],"sort,":[74],"which":[75],"worst-case":[77],"complexity":[79],"less":[80],"than":[81],"O(n).":[84],"This":[85],"algorithm":[87,106],"first":[89],"designed":[90],"simulated":[92],"Matlab.":[94],"then":[96],"implement":[97],"bit-true,":[98],"cycle-accurate":[99],"high-throughput":[101],"architecture":[102],"for":[103],"same":[105],"Xilinx":[108],"Virtex-7":[109],"V":[110],"C707":[111],"programmable":[113],"gate":[114],"array":[115],"(FPGA)":[116],"emulation":[117],"kit.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}