{"id":"https://openalex.org/W2564463858","doi":"https://doi.org/10.1109/uemcon.2016.7777861","title":"FPGA based implementation of BPSK and QPSK modulators using address reverse accumulators","display_name":"FPGA based implementation of BPSK and QPSK modulators using address reverse accumulators","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2564463858","doi":"https://doi.org/10.1109/uemcon.2016.7777861","mag":"2564463858"},"language":"en","primary_location":{"id":"doi:10.1109/uemcon.2016.7777861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon.2016.7777861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056178756","display_name":"Amean Al-Safi","orcid":"https://orcid.org/0000-0002-9666-0585"},"institutions":[{"id":"https://openalex.org/I141649380","display_name":"Western Michigan University","ror":"https://ror.org/04j198w64","country_code":"US","type":"education","lineage":["https://openalex.org/I141649380"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amean Al Safi","raw_affiliation_strings":["Electrical and Computer Engineering, Western Michigan University, Kalamazoo, Michigan, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Western Michigan University, Kalamazoo, Michigan, USA","institution_ids":["https://openalex.org/I141649380"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028074094","display_name":"Bradley J. Bazuin","orcid":"https://orcid.org/0000-0002-3638-3176"},"institutions":[{"id":"https://openalex.org/I141649380","display_name":"Western Michigan University","ror":"https://ror.org/04j198w64","country_code":"US","type":"education","lineage":["https://openalex.org/I141649380"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bradley Bazuin","raw_affiliation_strings":["Electrical and Computer Engineering, Western Michigan University, Kalamazoo, Michigan, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Western Michigan University, Kalamazoo, Michigan, USA","institution_ids":["https://openalex.org/I141649380"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056178756"],"corresponding_institution_ids":["https://openalex.org/I141649380"],"apc_list":null,"apc_paid":null,"fwci":3.5942,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.93509883,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.8550882339477539},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6148297190666199},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6115974187850952},{"id":"https://openalex.org/keywords/keying","display_name":"Keying","score":0.5564148426055908},{"id":"https://openalex.org/keywords/amplitude-shift-keying","display_name":"Amplitude-shift keying","score":0.5219442248344421},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.520211398601532},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.503997266292572},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.4967263340950012},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.49636775255203247},{"id":"https://openalex.org/keywords/amplitude-and-phase-shift-keying","display_name":"Amplitude and phase-shift keying","score":0.4734727442264557},{"id":"https://openalex.org/keywords/quadrature-amplitude-modulation","display_name":"Quadrature amplitude modulation","score":0.44597554206848145},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3504461646080017},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3067466616630554},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26925337314605713},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23685914278030396},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.23355832695960999},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.10458269715309143}],"concepts":[{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.8550882339477539},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6148297190666199},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6115974187850952},{"id":"https://openalex.org/C2776542216","wikidata":"https://www.wikidata.org/wiki/Q6398306","display_name":"Keying","level":2,"score":0.5564148426055908},{"id":"https://openalex.org/C2777973058","wikidata":"https://www.wikidata.org/wiki/Q477284","display_name":"Amplitude-shift keying","level":5,"score":0.5219442248344421},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.520211398601532},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.503997266292572},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.4967263340950012},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.49636775255203247},{"id":"https://openalex.org/C127240579","wikidata":"https://www.wikidata.org/wiki/Q477229","display_name":"Amplitude and phase-shift keying","level":5,"score":0.4734727442264557},{"id":"https://openalex.org/C32409245","wikidata":"https://www.wikidata.org/wiki/Q749753","display_name":"Quadrature amplitude modulation","level":4,"score":0.44597554206848145},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3504461646080017},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3067466616630554},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26925337314605713},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23685914278030396},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.23355832695960999},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.10458269715309143},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/uemcon.2016.7777861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/uemcon.2016.7777861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W336811125","https://openalex.org/W1601482524","https://openalex.org/W1615036757","https://openalex.org/W1671274402","https://openalex.org/W1677405317","https://openalex.org/W1981328100","https://openalex.org/W2012260086","https://openalex.org/W2014150767","https://openalex.org/W2067470004","https://openalex.org/W2084471278","https://openalex.org/W2101692633","https://openalex.org/W2105327869","https://openalex.org/W2109200086","https://openalex.org/W2136131106","https://openalex.org/W2243572397","https://openalex.org/W2464004770","https://openalex.org/W2534009636","https://openalex.org/W2939226621","https://openalex.org/W3080344964","https://openalex.org/W4240584738","https://openalex.org/W6636014299","https://openalex.org/W6653245887","https://openalex.org/W6729152564"],"related_works":["https://openalex.org/W2028215865","https://openalex.org/W2152491811","https://openalex.org/W2735774192","https://openalex.org/W1982645859","https://openalex.org/W2084246721","https://openalex.org/W2067333008","https://openalex.org/W2039837838","https://openalex.org/W3142026089","https://openalex.org/W2142304564","https://openalex.org/W1869045282"],"abstract_inverted_index":{"Implementation":[0],"of":[1,21,29,56,77,122,129,168,203,223],"digital":[2,31],"modulators":[3,32],"on":[4,26,33,99,160],"Field":[5],"Programmable":[6],"Gate":[7],"Array":[8],"(FPGA)":[9],"is":[10],"a":[11,53,71,169,179],"research":[12,23],"area":[13],"that":[14],"has":[15,24],"received":[16],"great":[17],"attention":[18],"recently.":[19],"Most":[20],"the":[22,27,78,112,118,123,127,133,161,165,189,194,204,210,221],"focused":[25],"implementation":[28,76,202],"simple":[30],"FPGAs":[34],"such":[35],"as":[36,231],"Amplitude":[37],"Shift":[38,42,47,60],"Keying":[39,43,48,61],"(ASK),":[40],"Frequency":[41],"(FSK),":[44],"and":[45,164],"Phase":[46,59],"(PSK).":[49],"This":[50],"paper":[51],"presented":[52],"novel":[54],"method":[55],"implementing":[57],"Quadrature":[58],"(QPSK)":[62],"along":[63],"with":[64,70,85],"Binary":[65],"PSK":[66],"(BPSK)":[67],"using":[68,94,111,156],"accumulators":[69,158,191],"reverse":[72],"addressing":[73],"technique.":[74,104],"The":[75,89,105,149,183,201],"BPSK":[79],"modulator":[80],"required":[81],"two":[82,151,157],"sinusoidal":[83,137],"signals":[84],"180-degree":[86],"phase":[87,130,181],"shift.":[88,182],"first":[90,150],"signal":[91,107],"was":[92,108,207],"obtained":[93,109,187],"Look":[95],"Up":[96],"Table(LUT)":[97],"based":[98],"Direct":[100],"Digital":[101],"Synthesizer":[102],"(DDS)":[103],"second":[106],"by":[110,155],"same":[113,190],"LUT":[114],"but":[115],"after":[116,192],"inverting":[117],"most":[119,195],"significant":[120,196],"bit":[121,197],"accumulator":[124],"to":[125],"get":[126],"out":[128],"signal.":[131],"For":[132],"QPSK":[134],"modulator,":[135],"four":[136],"waves":[138,146,185],"were":[139,147,153,186],"needed.":[140],"Using":[141],"only":[142],"one":[143],"LUT,":[144],"these":[145],"obtained.":[148],"wave":[152,174],"generated":[154],"working":[159],"rising":[162],"edge":[163,167],"falling":[166],"perfect":[170],"twice":[171],"frequency":[172],"square":[173],"clock":[175],"which":[176],"results":[177],"in":[178,198,209],"90-degree":[180],"other":[184],"from":[188],"reversing":[193],"each":[199],"one.":[200],"entire":[205],"systems":[206],"done":[208],"Very":[211],"high":[212],"speed":[213],"integrated":[214],"circuit":[215],"Hardware":[216],"Description":[217],"Language":[218],"(VHDL)":[219],"without":[220],"help":[222],"Xilinx":[224],"System":[225],"Generator":[226],"or":[227],"DSP":[228],"Builder":[229],"tools":[230],"many":[232],"papers":[233],"did.":[234]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}