{"id":"https://openalex.org/W7160624092","doi":"https://doi.org/10.1109/tvlsi.2026.3688149","title":"A Low-Power, High-Throughput Multimode FFT Processor Incorporating the ASPC Algorithm","display_name":"A Low-Power, High-Throughput Multimode FFT Processor Incorporating the ASPC Algorithm","publication_year":2026,"publication_date":"2026-05-08","ids":{"openalex":"https://openalex.org/W7160624092","doi":"https://doi.org/10.1109/tvlsi.2026.3688149"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3688149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3688149","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050647852","display_name":"Kuang-Hao Lin","orcid":"https://orcid.org/0000-0003-3995-7005"},"institutions":[{"id":"https://openalex.org/I40689657","display_name":"National Formosa University","ror":"https://ror.org/00q523p52","country_code":"TW","type":"education","lineage":["https://openalex.org/I40689657"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuang-Hao Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Formosa University, Huwei, Yunlin, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-3995-7005","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Formosa University, Huwei, Yunlin, Taiwan","institution_ids":["https://openalex.org/I40689657"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056530520","display_name":"Tzu-Yi Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I40689657","display_name":"National Formosa University","ror":"https://ror.org/00q523p52","country_code":"TW","type":"education","lineage":["https://openalex.org/I40689657"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tzu-Yi Tseng","raw_affiliation_strings":["Department of Electrical Engineering, National Formosa University, Huwei, Yunlin, Taiwan"],"raw_orcid":"https://orcid.org/0009-0005-6529-1675","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Formosa University, Huwei, Yunlin, Taiwan","institution_ids":["https://openalex.org/I40689657"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I40689657"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.5420948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"7","first_page":"2201","last_page":"2212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.5254999995231628,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.5254999995231628,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.09459999948740005,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.0348999984562397,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.57669997215271},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.35409998893737793},{"id":"https://openalex.org/keywords/multi-mode-optical-fiber","display_name":"Multi-mode optical fiber","score":0.27880001068115234},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.26759999990463257},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2653999924659729}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6118999719619751},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5927000045776367},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.57669997215271},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.35409998893737793},{"id":"https://openalex.org/C101645829","wikidata":"https://www.wikidata.org/wiki/Q1781857","display_name":"Multi-mode optical fiber","level":3,"score":0.27880001068115234},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.26759999990463257},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2653999924659729},{"id":"https://openalex.org/C77928272","wikidata":"https://www.wikidata.org/wiki/Q7243214","display_name":"Prime-factor FFT algorithm","level":5,"score":0.26420000195503235},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.25060001015663147},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24089999496936798}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3688149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3688149","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7590937614440918,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G6132290935","display_name":null,"funder_award_id":"NSTC 113-2637-E-150-007","funder_id":"https://openalex.org/F4320331164","funder_display_name":"National Science and Technology Council"}],"funders":[{"id":"https://openalex.org/F4320326522","display_name":"Nuclear Science and Technology Research Institute","ror":null},{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1965101604","https://openalex.org/W2010994058","https://openalex.org/W2043168911","https://openalex.org/W2052208140","https://openalex.org/W2055816427","https://openalex.org/W2107524900","https://openalex.org/W2108410591","https://openalex.org/W2115452265","https://openalex.org/W2115826266","https://openalex.org/W2121602084","https://openalex.org/W2126023931","https://openalex.org/W2170462172","https://openalex.org/W2312163514","https://openalex.org/W2342509890","https://openalex.org/W2588325739","https://openalex.org/W2800825291","https://openalex.org/W2897669092","https://openalex.org/W2902132001","https://openalex.org/W2943064193","https://openalex.org/W3010874745","https://openalex.org/W3025130152","https://openalex.org/W3041747627","https://openalex.org/W3084237970","https://openalex.org/W3096044061","https://openalex.org/W3109794883","https://openalex.org/W3134660302","https://openalex.org/W4206761975","https://openalex.org/W4231896027","https://openalex.org/W4288391459","https://openalex.org/W4296079399","https://openalex.org/W4313147184","https://openalex.org/W4315783428","https://openalex.org/W4385656597","https://openalex.org/W4390017899","https://openalex.org/W4395017330","https://openalex.org/W4395090677","https://openalex.org/W4399665989","https://openalex.org/W4401908322","https://openalex.org/W4405632303","https://openalex.org/W4406457582","https://openalex.org/W4409356063","https://openalex.org/W4409882884","https://openalex.org/W4409992271","https://openalex.org/W4411142809","https://openalex.org/W4411405151","https://openalex.org/W4411408119","https://openalex.org/W4416771862","https://openalex.org/W7106003898"],"related_works":[],"abstract_inverted_index":{"In":[0,133,189],"digital":[1,140],"signal":[2,37],"processing":[3],"(DSP),":[4],"the":[5,19,23,106,135,149,164,178,183,190,193,199,215],"fast":[6],"Fourier":[7],"transform":[8],"(FFT)":[9],"serves":[10],"as":[11,33,44],"a":[12,78,222,228,236],"core":[13],"algorithm":[14],"for":[15,87,161],"converting":[16],"signals":[17],"from":[18],"time":[20],"domain":[21,25],"to":[22,146,212,221],"frequency":[24],"and":[26,39,71,93,119,130,143,153,173,227,248],"is":[27],"widely":[28],"applied":[29],"in":[30,177,225,231],"fields":[31],"such":[32],"communication":[34],"systems,":[35],"biomedical":[36],"processing,":[38],"artificial":[40],"intelligence":[41],"(AI).":[42],"However,":[43],"application":[45,128],"demands":[46],"become":[47],"increasingly":[48],"diverse,":[49],"FFT":[50,81,101,166,217],"processor":[51,82,104,167,200,218],"design":[52,136,249],"must":[53],"not":[54],"only":[55,169],"support":[56],"various":[57],"computation":[58],"lengths":[59],"but":[60],"also":[61],"achieve":[62],"an":[63],"optimal":[64],"balance":[65],"among":[66],"computational":[67,123],"speed,":[68],"power":[69,155],"consumption,":[70],"hardware":[72,85,117],"resource":[73,131],"utilization.":[74],"This":[75],"article":[76],"proposes":[77],"low-power,":[79],"high-throughput":[80],"with":[83],"dedicated":[84],"architectures":[86],"both":[88],"field-programmable":[89],"gate":[90],"array":[91],"(FPGA)":[92],"application-specific":[94],"integrated":[95],"circuit":[96],"(ASIC)":[97],"platforms,":[98],"supporting":[99],"16/32/64/128/256-point":[100],"computations.":[102],"The":[103],"incorporates":[105],"proposed":[107,165,216],"adaptive":[108],"stage":[109],"parameter":[110],"configuration":[111],"(ASPC)":[112],"algorithm,":[113],"which":[114],"enables":[115],"rapid":[116],"reconfiguration":[118],"dynamic":[120],"activation":[121],"of":[122,151,185,198,209,241],"modules":[124],"based":[125],"on":[126],"specific":[127],"requirements":[129],"constraints.":[132],"addition,":[134],"integrates":[137],"coordinate":[138],"rotation":[139],"computer":[141],"(CORDIC)":[142],"clock-gating":[144],"techniques":[145],"further":[147],"reduce":[148],"use":[150,184],"multipliers":[152],"overall":[154,246],"consumption.":[156],"Experimental":[157],"results":[158],"show":[159],"that,":[160],"256-point":[162],"computation,":[163],"uses":[168],"14":[170],"040":[171],"LUTs":[172],"27":[174],"566":[175],"FFs":[176],"FPGA":[179],"flow,":[180,192],"completely":[181],"avoiding":[182],"costly":[186],"DSP":[187],"resources.":[188],"ASIC":[191],"normalized":[194],"throughput":[195,226],"per":[196,207],"area":[197],"was":[201],"1.70":[202],"GS/s,":[203],"completing":[204],"35.25":[205],"FFTs":[206],"unit":[208],"energy.":[210],"Compared":[211],"existing":[213],"studies,":[214],"achieves":[219],"up":[220],"51.78%":[223],"improvement":[224,230],"5%":[229],"energy":[232],"efficiency":[233],"while":[234],"attaining":[235],"signal-to-quantization":[237],"noise":[238],"ratio":[239],"(SQNR)":[240],"49.26":[242],"dB,":[243],"indicating":[244],"superior":[245],"performance":[247],"quality.":[250]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-05-09T00:00:00"}