{"id":"https://openalex.org/W7147037116","doi":"https://doi.org/10.1109/tvlsi.2026.3677458","title":"A Cryo-CMOS 4\u20135.9-GHz Fractional-N Cascaded PLL Achieving 36.9-fsrms Integrated Jitter and \u221269.1-dBc Fractional Spur","display_name":"A Cryo-CMOS 4\u20135.9-GHz Fractional-N Cascaded PLL Achieving 36.9-fsrms Integrated Jitter and \u221269.1-dBc Fractional Spur","publication_year":2026,"publication_date":"2026-03-31","ids":{"openalex":"https://openalex.org/W7147037116","doi":"https://doi.org/10.1109/tvlsi.2026.3677458"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3677458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3677458","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5124063213","display_name":"Wenqiang Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenqiang Huang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0001-3144-0186","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124061066","display_name":"Xuanyan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuanyan Liu","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020141323","display_name":"Gangxu Gu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gangxu Gu","raw_affiliation_strings":["Yangtze Delta Region Industrial Innovation Center of Quantum and Information, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yangtze Delta Region Industrial Innovation Center of Quantum and Information, Suzhou, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103289888","display_name":"Tiefu Li","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tiefu Li","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0007-5851-6519","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109394323","display_name":"W. H. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210137199","display_name":"Aerospace Information Research Institute","ror":"https://ror.org/0419fj215","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210137199"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wensong Wang","raw_affiliation_strings":["National Key Laboratory of Microwave Imaging, Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-5773-8335","affiliations":[{"raw_affiliation_string":"National Key Laboratory of Microwave Imaging, Aerospace Information Research Institute, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210137199"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132571316","display_name":"Yuanjin Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuanjin Zheng","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-5768-367X","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132659818","display_name":"Zhihua Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-6567-0759","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124061125","display_name":"Yanshu Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanshu Guo","raw_affiliation_strings":["School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5800-8799","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5132591183","display_name":"Hanjun Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanjun Jiang","raw_affiliation_strings":["School of Integrated Circuits, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-4911-0748","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"6","first_page":"1867","last_page":"1876"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8870999813079834},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7109000086784363},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6277999877929688},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5324000120162964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5167999863624573},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.5008000135421753},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.48399999737739563},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4830000102519989},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.45159998536109924}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8870999813079834},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7109000086784363},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6277999877929688},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5324000120162964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5167999863624573},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.5008000135421753},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.48399999737739563},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4830000102519989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47209998965263367},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.45159998536109924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39570000767707825},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37400001287460327},{"id":"https://openalex.org/C2776222033","wikidata":"https://www.wikidata.org/wiki/Q7834688","display_name":"Transmon","level":4,"score":0.3644999861717224},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.35659998655319214},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3400000035762787},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.3361999988555908},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.32899999618530273},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.3260999917984009},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.3257000148296356},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.320499986410141},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.314300000667572},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.2930000126361847},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2793999910354614},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.2648000121116638},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.26409998536109924},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.2635999917984009},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26249998807907104},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26190000772476196},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.25519999861717224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3677458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3677458","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8183406591415405}],"awards":[{"id":"https://openalex.org/G2629420901","display_name":null,"funder_award_id":"MOE-T2EP50223-0020","funder_id":"https://openalex.org/F4320324070","funder_display_name":"Ministry of Education and Research, Romania"},{"id":"https://openalex.org/G5003656628","display_name":null,"funder_award_id":"2023YFC3604201","funder_id":"https://openalex.org/F4320327808","funder_display_name":"Yunnan Key Research and Development Program"},{"id":"https://openalex.org/G5469626880","display_name":null,"funder_award_id":"2023YFC3604200","funder_id":"https://openalex.org/F4320327808","funder_display_name":"Yunnan Key Research and Development Program"}],"funders":[{"id":"https://openalex.org/F4320324070","display_name":"Ministry of Education and Research, Romania","ror":"https://ror.org/00dh5gw98"},{"id":"https://openalex.org/F4320327808","display_name":"Yunnan Key Research and Development Program","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W2007642404","https://openalex.org/W2794141696","https://openalex.org/W2794745494","https://openalex.org/W2801842734","https://openalex.org/W2908991517","https://openalex.org/W2921886179","https://openalex.org/W2960457490","https://openalex.org/W3004354595","https://openalex.org/W3008170113","https://openalex.org/W3015726702","https://openalex.org/W3085192064","https://openalex.org/W3185644596","https://openalex.org/W3201131231","https://openalex.org/W4221131174","https://openalex.org/W4312261872","https://openalex.org/W4312420757","https://openalex.org/W4360605445","https://openalex.org/W4385453497","https://openalex.org/W4392745535","https://openalex.org/W4392745958","https://openalex.org/W4392746293","https://openalex.org/W4392775598","https://openalex.org/W4394627591","https://openalex.org/W4402641107","https://openalex.org/W4405022963","https://openalex.org/W4405183524","https://openalex.org/W4405936216","https://openalex.org/W4406754832","https://openalex.org/W4408183170","https://openalex.org/W4408508198","https://openalex.org/W4415707115","https://openalex.org/W4415934245","https://openalex.org/W4416323870","https://openalex.org/W7125928922"],"related_works":[],"abstract_inverted_index":{"This":[0,217],"article":[1],"presents":[2],"a":[3,17,26,61,73,103,151,175,193,209],"cryogenic":[4],"fractional-N":[5,84],"4\u20135.9-GHz":[6],"cascaded":[7],"phase-locked":[8],"loop":[9],"(PLL)":[10],"operating":[11],"down":[12],"to":[13,35,45,66,143,208],"4":[14,46,172,188],"K":[15,167,183,201],"for":[16,109,145],"transmon":[18,110],"control":[19,111],"system.":[20],"The":[21,48,79,113,190],"main":[22],"PLL":[23,50,81,142,157],"stage":[24],"employs":[25],"supply-boost":[27],"constant":[28],"charging":[29],"current":[30],"sampling":[31,58],"phase":[32,70],"detector":[33],"(SBCC-SPD)":[34],"achieve":[36,67],"ultralow":[37],"rms":[38,160],"jitter":[39,161],"and":[40,60,99,168,184,202],"fractional":[41,176],"spur":[42,177],"from":[43,119],"300":[44,166,182,200],"K.":[47,189],"first-stage":[49,125],"operates":[51,82],"in":[52,83,135,150],"integer-N":[53],"mode":[54,85],"employing":[55],"an":[56,97,159,220],"inverter-based":[57],"PD":[59],"Class-F":[62],"voltage-controlled":[63],"oscillator":[64],"(VCO)":[65],"low":[68],"output":[69],"noise,":[71],"with":[72,90,102,174],"frequency-tuning":[74,104],"range":[75,105],"of":[76,106,116,123,139,162,178,196,211,214,222],"11.8\u201315.9":[77],"GHz.":[78],"second-stage":[80,141],"using":[86],"double-multimodule":[87],"divider":[88],"(MMD)":[89],"shared":[91],"delta-sigma-modulator":[92],"(DSM)":[93],"architecture.":[94],"It":[95],"incorporates":[96],"SBCC-SPD":[98,117],"Class-B":[100],"VCO,":[101],"4\u20135.9":[107],"GHz":[108],"application.":[112],"reference":[114],"signal":[115,122],"is":[118,128],"the":[120,124,131,136,140,146,156],"divided":[121],"PLL,":[126],"which":[127],"modulated":[129],"by":[130],"same":[132],"DSM":[133],"used":[134],"feedback":[137],"path":[138],"compensate":[144],"quantization":[147],"error.":[148],"Fabricated":[149],"28-nm":[152],"Bulk":[153],"CMOS":[154],"process,":[155],"achieves":[158],"58.8":[163],"fs":[164,170],"at":[165,171,181,187,199,205],"36.9":[169],"K,":[173],"\u221271.8":[179],"dBc":[180,186],"\u221269.1":[185],"chip":[191,218],"consumes":[192],"power":[194],"consumption":[195],"24.8":[197],"mW":[198,204],"14.2":[203],"4K":[206],"corresponding":[207],"figure":[210],"merit":[212],"(FOM)":[213],"\u2212257.1":[215],"dB.":[216],"occupies":[219],"area":[221],"0.344":[223],"mm2.":[224]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-04-02T00:00:00"}