{"id":"https://openalex.org/W7151212005","doi":"https://doi.org/10.1109/tvlsi.2026.3676552","title":"HiRe: A Hierarchical Reconfigurable Architecture for Large-Scale Multichiplet DNN Accelerators","display_name":"HiRe: A Hierarchical Reconfigurable Architecture for Large-Scale Multichiplet DNN Accelerators","publication_year":2026,"publication_date":"2026-04-07","ids":{"openalex":"https://openalex.org/W7151212005","doi":"https://doi.org/10.1109/tvlsi.2026.3676552"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3676552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3676552","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017740527","display_name":"ZHIHONG CHEN","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihong Chen","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-2318-2619","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101573172","display_name":"Jinming Zhang","orcid":"https://orcid.org/0000-0002-9353-5447"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinming Zhang","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9353-5447","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066692868","display_name":"Dongxu Lyu","orcid":"https://orcid.org/0000-0001-6826-2670"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dongxu Lyu","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-6826-2670","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hao Chen","orcid":"https://orcid.org/0009-0003-3140-6521"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Chen","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0003-3140-6521","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Jiang","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5521-6197","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042498932","display_name":"Weiguang Sheng","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguang Sheng","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7831-526X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Chen Zhang","orcid":"https://orcid.org/0000-0003-2762-2726"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Zhang","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-2762-2726","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054897331","display_name":"Guanghui He","orcid":"https://orcid.org/0000-0002-0486-6421"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guanghui He","raw_affiliation_strings":["State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, and the MoE Key Laboratory of Artificial Intelligence, AI Institute, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-0486-6421","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Micro-Nano Engineering Science, School of Integrated Circuits, and the MoE Key Laboratory of Artificial Intelligence, AI Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44494745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"6","first_page":"1736","last_page":"1749"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17890000343322754,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17890000343322754,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.14419999718666077,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.054099999368190765,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.40549999475479126},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.30970001220703125},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2953000068664551},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.2619999945163727},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.2615000009536743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6341999769210815},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.40549999475479126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3359000086784363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3165999948978424},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.30970001220703125},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2953000068664551},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.290800005197525},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2615000009536743},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2581999897956848},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.257999986410141},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.2565000057220459}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3676552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3676552","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5227578763","display_name":null,"funder_award_id":"92464302","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6347733456","display_name":null,"funder_award_id":"U25B2057","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Multichiplet":[0],"deep":[1],"neural":[2],"network":[3,117],"(DNN)":[4],"accelerators":[5],"have":[6],"evolved":[7],"as":[8],"promising":[9],"modular":[10],"solutions,":[11],"offering":[12],"enhanced":[13],"performance,":[14],"scalability,":[15],"and":[16,36,77,109,116,149,159,176],"cost-effectiveness.":[17],"These":[18],"architectures,":[19],"however,":[20],"suffer":[21],"from":[22,32],"the":[23,74,84,121,141,146,151,188],"escalating":[24],"communication":[25,134,190],"bottleneck":[26,41],"with":[27,62,81,136],"increasing":[28],"scale,":[29],"primarily":[30],"stemming":[31],"rising":[33],"hop":[34,147],"count":[35,148],"worsening":[37],"link":[38,152],"underutilization.":[39],"The":[40,101,154],"is":[42,64,157],"exacerbated":[43],"by":[44],"conventional":[45],"fixed":[46],"interconnection":[47,79],"networks\u2019":[48],"nonadaptability":[49],"to":[50,182],"diverse":[51],"DNN":[52,99],"dataflows.":[53],"Moreover,":[54],"an":[55,125],"efficient":[56,126],"routing":[57,128],"tailored":[58],"for":[59,66,96],"large-scale":[60,97,189],"networks":[61],"deadlock-freedom":[63],"needed":[65],"performance.":[67],"To":[68],"address":[69],"these":[70],"scalability":[71],"challenges,":[72],"leveraging":[73],"low-latency":[75],"links":[76],"abundant":[78],"resources":[80],"reconfigurability":[82],"in":[83,161],"active":[85],"interposer,":[86],"we":[87],"propose":[88],"HiRe,":[89],"a":[90,162,172,177],"hierarchical":[91,111],"reconfigurable":[92,104],"network-routing":[93,142],"co-design":[94],"architecture":[95,102,156],"multichiplet":[98],"accelerators.":[100],"introduces":[103],"nodes":[105],"(RNs)":[106],"across":[107],"on-chip":[108],"interchiplet":[110],"networks,":[112],"enabling":[113],"dynamic":[114],"bypassing":[115],"reconfiguration.":[118],"Based":[119],"on":[120],"network,":[122],"it":[123],"incorporates":[124],"deadlock-free":[127],"that":[129,169],"combines":[130],"simulated":[131],"annealing":[132],"(SA)-based":[133],"scheduling":[135],"greedy":[137],"path":[138],"selection.":[139],"Through":[140],"co-design,":[143],"HiRe":[144,155,170],"reduces":[145],"enhances":[150],"utilization.":[153],"implemented":[158],"synthesized":[160],"55-nm":[163],"CMOS":[164],"process.":[165],"Experimental":[166],"results":[167],"demonstrate":[168],"achieves":[171],"14.3%\u201345.2%":[173],"EDP":[174],"reduction":[175,180],"14.1%\u201335.0%":[178],"latency":[179],"compared":[181],"state-of-the-art":[183],"(SOTA)":[184],"innovations,":[185],"effectively":[186],"mitigating":[187],"bottleneck.":[191]},"counts_by_year":[],"updated_date":"2026-06-03T06:16:58.514037","created_date":"2026-04-08T00:00:00"}