{"id":"https://openalex.org/W7138845936","doi":"https://doi.org/10.1109/tvlsi.2026.3670928","title":"DPR-PIM: Diagnosis and Pipelined Repair Architecture for Processing-in-Memory","display_name":"DPR-PIM: Diagnosis and Pipelined Repair Architecture for Processing-in-Memory","publication_year":2026,"publication_date":"2026-03-18","ids":{"openalex":"https://openalex.org/W7138845936","doi":"https://doi.org/10.1109/tvlsi.2026.3670928"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3670928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3670928","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5123013683","display_name":"Yunje Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunje Hwang","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea"],"raw_orcid":"https://orcid.org/0009-0009-6823-7016","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130089950","display_name":"Younghun Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Younghun Kang","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130089867","display_name":"Hayoung Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6868-0829","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, South Korea","institution_ids":["https://openalex.org/I57664883"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57664883"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36022635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"5","first_page":"1567","last_page":"1580"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7412999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7412999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.16769999265670776,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5774000287055969},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.49070000648498535},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.475600004196167},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.47209998965263367},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4345000088214874},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.40130001306533813},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.3961000144481659},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.37779998779296875},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.37459999322891235}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7394999861717224},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5774000287055969},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.49070000648498535},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.475600004196167},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.47209998965263367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43650001287460327},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4345000088214874},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.40130001306533813},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.3961000144481659},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.37779998779296875},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.37459999322891235},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.3711000084877014},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3422999978065491},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3271999955177307},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32359999418258667},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.30640000104904175},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.30630001425743103},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30399999022483826},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3003000020980835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29600000381469727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2937000095844269},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.2775999903678894},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.27469998598098755},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.27160000801086426},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.26589998602867126},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26420000195503235},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2639999985694885},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.26350000500679016},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.2612999975681305}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3670928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3670928","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1980098669","https://openalex.org/W2149381887","https://openalex.org/W2762908080","https://openalex.org/W2783723606","https://openalex.org/W2791561716","https://openalex.org/W2899803112","https://openalex.org/W2903523299","https://openalex.org/W2946747688","https://openalex.org/W3040646053","https://openalex.org/W3100710793","https://openalex.org/W3119922080","https://openalex.org/W3131039502","https://openalex.org/W3189166979","https://openalex.org/W3191222816","https://openalex.org/W3202292800","https://openalex.org/W3202731849","https://openalex.org/W3214176793","https://openalex.org/W4205729510","https://openalex.org/W4225843113","https://openalex.org/W4226126604","https://openalex.org/W4280630360","https://openalex.org/W4295036115","https://openalex.org/W4313289674","https://openalex.org/W4366966556","https://openalex.org/W4404101688","https://openalex.org/W4405021899","https://openalex.org/W4414908360"],"related_works":[],"abstract_inverted_index":{"Digital":[0],"processing-in-memory":[1],"(PIM)":[2],"architectures":[3],"have":[4],"garnered":[5],"significant":[6],"attention":[7],"for":[8,93,187,240],"their":[9],"ability":[10],"to":[11,55,97,202],"overcome":[12],"the":[13,61,91,211],"memory":[14,29,37,66,173],"bottleneck":[15],"in":[16,81,121,171,190,219],"artificial":[17],"intelligence":[18],"(AI)":[19],"acceleration.":[20],"However,":[21],"unlike":[22],"conventional":[23,172],"logic":[24,48,64],"accelerators,":[25,102],"dynamic":[26],"random":[27],"access":[28],"(DRAM)-based":[30],"digital":[31,242],"PIMs":[32],"tightly":[33],"integrate":[34],"compute":[35],"and":[36,65,72,89,111,118,129,140,157,179,198,229,237],"arrays":[38],"within":[39,210],"a":[40,177,235],"single":[41,188],"chip.":[42],"This":[43],"close":[44],"coupling":[45],"makes":[46],"any":[47],"fault":[49,73,131,158,200],"directly":[50],"affect":[51],"stored":[52],"data,":[53],"leading":[54],"more":[56],"critical":[57,120,150],"system-level":[58],"failures.":[59],"Moreover,":[60,182],"coexistence":[62],"of":[63,133],"components":[67],"significantly":[68],"increases":[69],"testing":[70],"complexity":[71],"localization":[74],"difficulty.":[75],"As":[76],"AI":[77,101],"is":[78,142],"increasingly":[79],"adopted":[80],"mission-critical":[82],"domains":[83],"such":[84],"as":[85],"autonomous":[86],"driving,":[87],"healthcare,":[88],"finance,":[90],"tolerance":[92],"computational":[94],"errors":[95],"continues":[96],"decline.":[98],"In":[99],"PIM-based":[100],"permanent":[103],"faults":[104,189,208,217],"originating":[105],"from":[106],"manufacturing":[107],"processes":[108],"can":[109],"accumulate":[110],"propagate":[112],"over":[113],"repeated":[114],"computations,":[115],"making":[116,175],"reliability":[117],"precision":[119],"safety-sensitive":[122],"applications.":[123],"To":[124],"ensure":[125],"high":[126,223],"reliability,":[127],"precise":[128],"independent":[130],"diagnosis":[132,156,196],"all":[134],"arithmetic":[135],"units":[136],"(AUs),":[137],"including":[138],"multipliers":[139],"adders,":[141],"essential.":[143],"The":[144,160],"proposed":[145],"DPR-PIM":[146,161,183,233],"architecture":[147,239],"addresses":[148],"this":[149],"need":[151],"by":[152],"enabling":[153],"complete":[154],"per-unit":[155],"localization.":[159],"fully":[162],"utilizes":[163],"standard":[164],"automatic":[165],"test":[166,224],"equipment":[167],"(ATE)":[168],"interfaces":[169],"used":[170],"testing,":[174],"it":[176],"practical":[178],"production-compatible":[180],"solution.":[181],"enables":[184],"pipelined":[185],"repair":[186,227],"adder":[191,213],"stages":[192],"based":[193],"on":[194],"accurate":[195],"results":[197],"applies":[199],"blocking":[201],"prevent":[203],"error":[204],"propagation":[205],"when":[206,216],"multiple":[207],"occur":[209,218],"same":[212],"stage":[214],"or":[215],"multipliers.":[220],"By":[221],"combining":[222],"coverage,":[225],"reliable":[226],"mechanisms,":[228],"minimal":[230],"area":[231],"overhead,":[232],"offers":[234],"robust":[236],"scalable":[238],"next-generation":[241],"PIM":[243],"systems.":[244]},"counts_by_year":[],"updated_date":"2026-05-30T06:14:24.967023","created_date":"2026-03-20T00:00:00"}