{"id":"https://openalex.org/W7131220712","doi":"https://doi.org/10.1109/tvlsi.2026.3664761","title":"A Hardware-Efficient QR Algorithm and Its VLSI Architecture for Eigenvalue Decomposition of Symmetric Matrices","display_name":"A Hardware-Efficient QR Algorithm and Its VLSI Architecture for Eigenvalue Decomposition of Symmetric Matrices","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7131220712","doi":"https://doi.org/10.1109/tvlsi.2026.3664761"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3664761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3664761","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126737232","display_name":"Vishnu P S","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113248","display_name":"Indian Institute of Technology Palakkad","ror":"https://ror.org/0264cg909","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210113248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vishnu P S","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India"],"raw_orcid":"https://orcid.org/0009-0001-1905-6560","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India","institution_ids":["https://openalex.org/I4210113248"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040474121","display_name":"Jobin Francis","orcid":"https://orcid.org/0000-0002-6109-7702"},"institutions":[{"id":"https://openalex.org/I4210113248","display_name":"Indian Institute of Technology Palakkad","ror":"https://ror.org/0264cg909","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210113248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jobin Francis","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India"],"raw_orcid":"https://orcid.org/0000-0002-6109-7702","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India","institution_ids":["https://openalex.org/I4210113248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035003941","display_name":"Subrahmanyam Mula","orcid":"https://orcid.org/0000-0001-5092-0524"},"institutions":[{"id":"https://openalex.org/I4210113248","display_name":"Indian Institute of Technology Palakkad","ror":"https://ror.org/0264cg909","country_code":"IN","type":"facility","lineage":["https://openalex.org/I4210113248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subrahmanyam Mula","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India"],"raw_orcid":"https://orcid.org/0000-0001-5092-0524","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Palakkad, Kanjikode, India","institution_ids":["https://openalex.org/I4210113248"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210113248"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24193305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"5","first_page":"1480","last_page":"1488"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.48969998955726624,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.48969998955726624,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.15459999442100525,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.03060000017285347,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/qr-decomposition","display_name":"QR decomposition","score":0.8233000040054321},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6419000029563904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5426999926567078},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5415999889373779},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5228999853134155},{"id":"https://openalex.org/keywords/eigenvalues-and-eigenvectors","display_name":"Eigenvalues and eigenvectors","score":0.5115000009536743},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5009999871253967},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.492000013589859},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.48739999532699585},{"id":"https://openalex.org/keywords/matrix-decomposition","display_name":"Matrix decomposition","score":0.45489999651908875}],"concepts":[{"id":"https://openalex.org/C188060507","wikidata":"https://www.wikidata.org/wiki/Q653242","display_name":"QR decomposition","level":3,"score":0.8233000040054321},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6419000029563904},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5972999930381775},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5426999926567078},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5415999889373779},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5228999853134155},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.5115000009536743},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5009999871253967},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.492000013589859},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.48739999532699585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4657000005245209},{"id":"https://openalex.org/C42355184","wikidata":"https://www.wikidata.org/wiki/Q1361088","display_name":"Matrix decomposition","level":3,"score":0.45489999651908875},{"id":"https://openalex.org/C2505209","wikidata":"https://www.wikidata.org/wiki/Q1671724","display_name":"Inverse iteration","level":3,"score":0.4368000030517578},{"id":"https://openalex.org/C169756996","wikidata":"https://www.wikidata.org/wiki/Q194919","display_name":"Eigendecomposition of a matrix","level":3,"score":0.42559999227523804},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4212999939918518},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39879998564720154},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.39879998564720154},{"id":"https://openalex.org/C57869625","wikidata":"https://www.wikidata.org/wiki/Q1783502","display_name":"Rate of convergence","level":3,"score":0.3953000009059906},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.3869999945163727},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3752000033855438},{"id":"https://openalex.org/C54848796","wikidata":"https://www.wikidata.org/wiki/Q339011","display_name":"Symmetric matrix","level":3,"score":0.3472000062465668},{"id":"https://openalex.org/C22789450","wikidata":"https://www.wikidata.org/wiki/Q420904","display_name":"Singular value decomposition","level":2,"score":0.3352000117301941},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.334199994802475},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3181000053882599},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31459999084472656},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.30820000171661377},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.29350000619888306},{"id":"https://openalex.org/C163834973","wikidata":"https://www.wikidata.org/wiki/Q2004891","display_name":"Numerical linear algebra","level":3,"score":0.2906000018119812},{"id":"https://openalex.org/C192702615","wikidata":"https://www.wikidata.org/wiki/Q5283998","display_name":"Divide-and-conquer eigenvalue algorithm","level":3,"score":0.28769999742507935},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2858999967575073},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.27559998631477356},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.267300009727478},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2671999931335449}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3664761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3664761","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6504199707","display_name":null,"funder_award_id":"EE-9/2/2021-RD-E","funder_id":"https://openalex.org/F4320325255","funder_display_name":"Ministry of Electronics and Information technology"}],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1587654378","https://openalex.org/W1994266431","https://openalex.org/W2012366931","https://openalex.org/W2078858297","https://openalex.org/W2092178912","https://openalex.org/W2102284731","https://openalex.org/W2102544846","https://openalex.org/W2138696817","https://openalex.org/W2150633168","https://openalex.org/W2291454393","https://openalex.org/W2339590407","https://openalex.org/W2897677202","https://openalex.org/W2914382455","https://openalex.org/W2928261986","https://openalex.org/W2972518368","https://openalex.org/W3000434371","https://openalex.org/W3041001632","https://openalex.org/W3095291077","https://openalex.org/W3146204158","https://openalex.org/W4206720609","https://openalex.org/W4285260013","https://openalex.org/W4297101659","https://openalex.org/W4312258136","https://openalex.org/W4320800818","https://openalex.org/W4382366223","https://openalex.org/W4392138904","https://openalex.org/W4393407284","https://openalex.org/W4400232057","https://openalex.org/W4406894817"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"proposes":[2],"a":[3,35,98,105,121],"novel":[4],"hardware-efficient":[5],"QR":[6,48,75],"algorithm":[7,57],"and":[8,61,73,83,104],"its":[9,63],"VLSI":[10],"architecture":[11,33],"to":[12,45,128],"compute":[13],"the":[14,23,31,46,52,55,93,112,129],"eigenvalue":[15],"decomposition":[16],"(EVD)":[17],"of":[18,54],"symmetric":[19],"matrices.":[20],"By":[21],"replacing":[22],"computationally":[24],"expensive":[25],"matrix":[26,29],"multiplication":[27],"with":[28,111],"transposition,":[30],"proposed":[32,56,74,113],"achieves":[34],"significant":[36,122],"reduction":[37,100,123],"in":[38,101,108,124],"latency":[39],"as":[40,42],"well":[41],"area":[43],"compared":[44,127],"conventional":[47,72,130],"architecture.":[49],"We":[50,69],"prove":[51],"convergence":[53,64],"through":[58,66],"mathematical":[59],"analysis":[60],"study":[62],"rate":[65],"numerical":[67],"simulations.":[68],"implemented":[70],"both":[71,78],"architectures":[76],"on":[77,92],"field-programmable":[79],"gate":[80],"array":[81],"(FPGA)":[82],"application":[84],"specific":[85],"integrated":[86],"circuit":[87],"(ASIC)":[88],"platforms.":[89],"Implementation":[90],"results":[91,118],"ZCU104":[94],"Ultrascale+":[95],"FPGA":[96],"demonstrate":[97,120],"51%":[99],"computation":[102,125],"time":[103,126],"50%":[106],"decrease":[107],"DSP":[109],"usage":[110],"algorithm.":[114,131],"Furthermore,":[115],"ASIC":[116],"synthesis":[117],"also":[119]},"counts_by_year":[],"updated_date":"2026-05-30T06:14:24.967023","created_date":"2026-02-25T00:00:00"}