{"id":"https://openalex.org/W7131089044","doi":"https://doi.org/10.1109/tvlsi.2026.3663605","title":"TRO-Based Dual-Domain Voltage Co-Regulation of Digital Logic and SRAM in SoCs","display_name":"TRO-Based Dual-Domain Voltage Co-Regulation of Digital Logic and SRAM in SoCs","publication_year":2026,"publication_date":"2026-02-23","ids":{"openalex":"https://openalex.org/W7131089044","doi":"https://doi.org/10.1109/tvlsi.2026.3663605"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3663605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3663605","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006041657","display_name":"Zhaoxu Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoxu Wang","raw_affiliation_strings":["School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":"https://orcid.org/0009-0001-9251-4046","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114889575","display_name":"Xi Deng","orcid":"https://orcid.org/0009-0003-1149-7219"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Deng","raw_affiliation_strings":["School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":"https://orcid.org/0009-0003-1149-7219","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126623915","display_name":"Mingyang Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210141776","display_name":"China XD Group (China)","ror":"https://ror.org/04ceqst84","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210141776"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingyang Gong","raw_affiliation_strings":["Xi'an FANYI University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an FANYI University, Xi'an, China","institution_ids":["https://openalex.org/I4210141776"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048747885","display_name":"Z. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenhao Li","raw_affiliation_strings":["School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":"https://orcid.org/0009-0004-8191-0061","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099421348","display_name":"Runze Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210099912","display_name":"Wuhan Science and Technology Bureau","ror":"https://ror.org/016s74507","country_code":"CN","type":"government","lineage":["https://openalex.org/I4210099912"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runze Yu","raw_affiliation_strings":["Wuhan Top-AI semiconductor Company Ltd., Wuhan, China"],"raw_orcid":"https://orcid.org/0009-0004-9806-3559","affiliations":[{"raw_affiliation_string":"Wuhan Top-AI semiconductor Company Ltd., Wuhan, China","institution_ids":["https://openalex.org/I4210099912"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126620338","display_name":"Zhenglin Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenglin Liu","raw_affiliation_strings":["School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":"https://orcid.org/0000-0002-1546-3417","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"last","author":{"id":null,"display_name":"Xuecheng Zou","orcid":"https://orcid.org/0000-0002-6404-5270"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuecheng Zou","raw_affiliation_strings":["School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":"https://orcid.org/0000-0002-6404-5270","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21873486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"5","first_page":"1672","last_page":"1676"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6049000024795532,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6049000024795532,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.19460000097751617,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.03310000151395798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8413000106811523},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5321000218391418},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.49939998984336853},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.47510001063346863},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4652000069618225},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44999998807907104},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.44839999079704285},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.42570000886917114},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.424699991941452},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4034000039100647}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8413000106811523},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5321000218391418},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.49939998984336853},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4977000057697296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48030000925064087},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.47510001063346863},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4652000069618225},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44999998807907104},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.44839999079704285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4392000138759613},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.42570000886917114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4253999888896942},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.424699991941452},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4034000039100647},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39989998936653137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3937000036239624},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.36570000648498535},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3646000027656555},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3513999879360199},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3398999869823456},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3375999927520752},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.33320000767707825},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.32280001044273376},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.3215999901294708},{"id":"https://openalex.org/C120524526","wikidata":"https://www.wikidata.org/wiki/Q1709148","display_name":"Reboot","level":2,"score":0.3179999887943268},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31779998540878296},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.31310001015663147},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30379998683929443},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.288100004196167},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.2703000009059906},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.2651999890804291},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26489999890327454},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.25049999356269836}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3663605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3663605","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6199588775634766,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1687189316","display_name":null,"funder_award_id":"62274068","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G832233188","display_name":null,"funder_award_id":"2024YFB4505400","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2048583641","https://openalex.org/W2098931949","https://openalex.org/W2122309939","https://openalex.org/W2137177817","https://openalex.org/W2254543658","https://openalex.org/W3015364115","https://openalex.org/W3048958644","https://openalex.org/W4352977006","https://openalex.org/W4390604590","https://openalex.org/W4391924506","https://openalex.org/W4399727813","https://openalex.org/W4405800355","https://openalex.org/W4411725257","https://openalex.org/W4413017866"],"related_works":[],"abstract_inverted_index":{"Conventional":[0],"low-power":[1],"system-on-chips":[2],"(SoCs)":[3],"commonly":[4],"regulate":[5],"digital":[6,50,69,82,92],"logic":[7],"using":[8],"adaptive":[9],"voltage":[10,17,43,108],"and":[11,33,51,85],"frequency":[12],"scaling":[13,23],"(AVFS),":[14],"while":[15],"SRAM":[16,52,107],"is":[18,65,103,118],"managed":[19],"by":[20,111],"an":[21,86],"independent":[22],"policy.":[24],"This":[25,38],"separation":[26],"leaves":[27],"cross-domain":[28],"SRAM-related":[29],"critical":[30],"paths":[31],"over-margined":[32],"prevents":[34],"system-level":[35],"energy":[36,151],"optimization.":[37],"brief":[39],"presents":[40],"a":[41,68,73,112,123,141],"unified":[42],"co-regulation":[44],"framework":[45],"that":[46],"jointly":[47],"tunes":[48],"the":[49,81,91,96,127],"supply":[53,93],"rails":[54],"to":[55,94,121,148],"minimize":[56],"total":[57,150],"SoC":[58,145],"energy.":[59],"A":[60],"tunable":[61],"replica":[62],"oscillator":[63],"(TRO)":[64],"repurposed":[66],"from":[67,140],"timing":[70,83],"monitor":[71],"into":[72,106],"dual-mode":[74],"delay":[75],"allocator:":[76],"its":[77],"programmable":[78],"level":[79],"sets":[80],"slack,":[84],"all-digital":[87],"AVFS":[88],"loop":[89],"adjusts":[90],"lock":[95],"target":[97],"frequency.":[98],"The":[99],"released":[100],"cycle":[101],"budget":[102],"then":[104],"converted":[105],"reduction,":[109],"determined":[110],"cache-based":[113],"canary":[114],"test.":[115],"Domain-level":[116],"power":[117],"profiled":[119],"on-chip":[120],"enable":[122],"measurement-driven":[124],"search":[125],"for":[126],"dual-domain":[128],"minimum-energy":[129],"point":[130],"(DD-MEP)":[131],"without":[132],"relying":[133],"on":[134],"PVT-dependent":[135],"model":[136],"parameters.":[137],"Silicon":[138],"results":[139],"taped-out":[142],"110-nm":[143],"Cortex-M3":[144],"demonstrate":[146],"up":[147],"11.4%":[149],"reduction":[152],"compared":[153],"with":[154,157],"digital-only":[155],"AVFS,":[156],"only":[158],"0.05%":[159],"area":[160],"overhead.":[161]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-24T00:00:00"}