{"id":"https://openalex.org/W7131108430","doi":"https://doi.org/10.1109/tvlsi.2026.3662417","title":"A 28-nm 16-Kb SRAM Computing-in-Memory Macro With Dual Bitline Computing for Boolean Logic Operation and BWN MAC Operation","display_name":"A 28-nm 16-Kb SRAM Computing-in-Memory Macro With Dual Bitline Computing for Boolean Logic Operation and BWN MAC Operation","publication_year":2026,"publication_date":"2026-02-23","ids":{"openalex":"https://openalex.org/W7131108430","doi":"https://doi.org/10.1109/tvlsi.2026.3662417"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3662417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3662417","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5121103759","display_name":"Wenjuan Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjuan Lu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0001-6201-8589","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079593926","display_name":"Lubin Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lubin Xiang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0009-0003-6822-7703","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100739457","display_name":"Ting Wang","orcid":"https://orcid.org/0000-0002-5386-1918"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ting Wang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126647061","display_name":"Simin Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Simin Wang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126636623","display_name":"Chunyu Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-2408-5048","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101503850","display_name":"Zhiting Lin","orcid":"https://orcid.org/0000-0002-3314-1606"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiting Lin","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-3314-1606","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002281317","display_name":"Xiulong Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-5012-2570","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18965955,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"5","first_page":"1591","last_page":"1603"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4496999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4496999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.19699999690055847,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.060600001364946365,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.696399986743927},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5450999736785889},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5184000134468079},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.4697999954223633},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4375999867916107},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4359000027179718},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4318000078201294},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4129999876022339},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.399399995803833},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.3898000121116638}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6977999806404114},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.696399986743927},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5450999736785889},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5184000134468079},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.4697999954223633},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4375999867916107},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4359000027179718},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4318000078201294},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4129999876022339},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4108000099658966},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.399399995803833},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3935999870300293},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3919000029563904},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.3898000121116638},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3855000138282776},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3846000134944916},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.38429999351501465},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.3824999928474426},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.38190001249313354},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.37540000677108765},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36410000920295715},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.3481999933719635},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3434999883174896},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.34049999713897705},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3343999981880188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3294999897480011},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.32820001244544983},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.3174000084400177},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.31470000743865967},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.3018999993801117},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29989999532699585},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.29660001397132874},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.2955000102519989},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.28940001130104065},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.2870999872684479},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2849999964237213},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.27570000290870667},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.2736999988555908},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2614000141620636}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3662417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3662417","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7320653200149536}],"awards":[{"id":"https://openalex.org/G2022141888","display_name":null,"funder_award_id":"2022a05020044","funder_id":"https://openalex.org/F4320327780","funder_display_name":"Key Research and Development Program of Jiangxi Province"},{"id":"https://openalex.org/G3740114563","display_name":null,"funder_award_id":"62471003","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3783266103","display_name":null,"funder_award_id":"62274001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4925122466","display_name":null,"funder_award_id":"GXXT-2023-003","funder_id":"https://openalex.org/F4320335406","funder_display_name":"University Natural Science Research Project of Anhui Province"},{"id":"https://openalex.org/G6164547533","display_name":null,"funder_award_id":"GXXT-2023-011","funder_id":"https://openalex.org/F4320335406","funder_display_name":"University Natural Science Research Project of Anhui Province"},{"id":"https://openalex.org/G8606767069","display_name":null,"funder_award_id":"62104001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327780","display_name":"Key Research and Development Program of Jiangxi Province","ror":null},{"id":"https://openalex.org/F4320335406","display_name":"University Natural Science Research Project of Anhui Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W2767737961","https://openalex.org/W2771238178","https://openalex.org/W2775637085","https://openalex.org/W2794288888","https://openalex.org/W2900095825","https://openalex.org/W2964176059","https://openalex.org/W2966285227","https://openalex.org/W2966524683","https://openalex.org/W3047329656","https://openalex.org/W3134925155","https://openalex.org/W3135835558","https://openalex.org/W3139521791","https://openalex.org/W3159353913","https://openalex.org/W3164913974","https://openalex.org/W3201362361","https://openalex.org/W4214833843","https://openalex.org/W4226022765","https://openalex.org/W4226402784","https://openalex.org/W4226450448","https://openalex.org/W4320713062","https://openalex.org/W4376456681","https://openalex.org/W4389169333","https://openalex.org/W4391341260","https://openalex.org/W4398187578","https://openalex.org/W4403510185","https://openalex.org/W4405934884","https://openalex.org/W4410493078","https://openalex.org/W4411639785","https://openalex.org/W4413442536"],"related_works":[],"abstract_inverted_index":{"By":[0],"integrating":[1],"computation":[2,198],"directly":[3],"within":[4,88],"memory":[5,32,57,193],"structures,":[6],"computing-in-memory":[7],"(CIM)":[8],"effectively":[9],"mitigates":[10],"the":[11],"von":[12],"Neumann":[13],"bottleneck,":[14],"offering":[15],"significant":[16,127],"improvements":[17],"in":[18,36,175,196],"energy":[19,173],"efficiency":[20,174],"and":[21,62,85,132,136,170,195,214],"system":[22],"throughput.":[23],"This":[24],"letter":[25],"presents":[26],"a":[27,42,89,156,181],"16-kb":[28,182],"static":[29],"random":[30],"access":[31],"(SRAM)":[33],"CIM":[34],"macro":[35],"28-nm":[37,176],"complementary":[38],"metal\u2013oxide\u2013semiconductor":[39],"(CMOS),":[40],"featuring":[41],"novel":[43],"dual":[44],"bitline":[45],"computing":[46],"cell":[47],"(DBCC)":[48],"architecture.":[49],"The":[50,70,153],"design":[51,154],"supports":[52],"three":[53],"operational":[54],"modes:":[55],"conventional":[56],"access,":[58],"Boolean":[59,141],"logic":[60,142],"operations,":[61],"binary":[63],"weight":[64],"network":[65],"(BWN)":[66],"multiply-and-accumulate":[67],"(MAC)":[68],"computations.":[69],"DBCC":[71],"architecture":[72],"addresses":[73],"key":[74],"critical":[75],"limitations":[76],"of":[77,210],"prior":[78],"works":[79],"by:":[80],"1)":[81],"storing":[82],"both":[83,115,192],"positive":[84],"negative":[86],"weights":[87],"single":[90],"6T-SRAM":[91],"cell,":[92],"improving":[93],"array":[94,183],"utilization":[95],"by":[96],"<inline-formula":[97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[99],"<tex-math":[100],"notation=\"LaTeX\">$2\\times":[101],"$</tex-math>":[102],"</inline-formula>":[103],"compared":[104],"to":[105],"segregated":[106],"storage":[107],"schemes;":[108],"2)":[109],"achieving":[110,206],"consistent":[111],"discharge":[112],"rates":[113],"for":[114,165,199],"polarities":[116],"through":[117],"symmetric":[118],"pull-down":[119],"paths,":[120],"enhancing":[121],"calculation":[122],"accuracy":[123],"[INL":[124],"<3":[125],"least":[126],"bit":[128],"(LSB)":[129],"across":[130,187],"corners]":[131],"process":[133],"variation":[134],"tolerance;":[135],"3)":[137],"enabling":[138],"differential":[139],"voltage-based":[140],"operations":[143],"without":[144],"external":[145],"reference":[146],"voltage":[147],"generation,":[148],"thereby":[149],"reducing":[150],"peripheral":[151],"circuitry.":[152],"features":[155],"compact":[157],"2:1":[158],"multiplexer":[159],"(2:1":[160],"MUX)-based":[161],"pulsewidth":[162],"modulator":[163],"(PWM)":[164],"5-b":[166],"signed":[167],"input":[168],"encoding":[169],"demonstrates":[171,203],"55.8\u2013204.8-TOPS/W":[172],"CMOS.":[177],"Experimental":[178],"results":[179],"on":[180,212,216],"show":[184],"stable":[185],"operation":[186],"PVT":[188],"variations":[189],"while":[190],"supporting":[191],"functions":[194],"situ":[197],"BWNs.":[200],"System-level":[201],"evaluation":[202],"its":[204],"practicality,":[205],"competitive":[207],"inference":[208],"accuracies":[209],"97.59%":[211],"MNIST":[213],"89.08%":[215],"CIFAR-10.":[217]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-02-24T00:00:00"}