{"id":"https://openalex.org/W7131305102","doi":"https://doi.org/10.1109/tvlsi.2026.3661652","title":"A Cryogenic 2T GC-eDRAM With an Inverter-Based Readout Scheme and an 80 ms Retention Time","display_name":"A Cryogenic 2T GC-eDRAM With an Inverter-Based Readout Scheme and an 80 ms Retention Time","publication_year":2026,"publication_date":"2026-02-24","ids":{"openalex":"https://openalex.org/W7131305102","doi":"https://doi.org/10.1109/tvlsi.2026.3661652"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3661652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3661652","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126705180","display_name":"Elisheva Berkowitz","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Elisheva Berkowitz","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0009-0007-6144-9708","affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039973273","display_name":"Yosi Greenblatt","orcid":"https://orcid.org/0000-0002-7048-0498"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yosi Greenblatt","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-7048-0498","affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008301304","display_name":"Claudio Jakobson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210147375","display_name":"Semi Conductor Devices (Israel)","ror":"https://ror.org/03gmm4776","country_code":"IL","type":"company","lineage":["https://openalex.org/I4210147375"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Claudio G. Jakobson","raw_affiliation_strings":["SCD SemiConductor Devices, Misgav, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SCD SemiConductor Devices, Misgav, Israel","institution_ids":["https://openalex.org/I4210147375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-8233-4711","affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038423749","display_name":"Joseph Shor","orcid":"https://orcid.org/0000-0002-9184-8642"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Joseph Shor","raw_affiliation_strings":["EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-9184-8642","affiliations":[{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16104817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"5","first_page":"1489","last_page":"1499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.3903000056743622,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.3903000056743622,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.046300001442432404,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10077","display_name":"Neuroscience and Neuropharmacology Research","score":0.04569999873638153,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.579200029373169},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5782999992370605},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5730999708175659},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5644999742507935},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5008999705314636},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.47600001096725464},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4683000147342682},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46380001306533813},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.4115000069141388},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4108999967575073}],"concepts":[{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.579200029373169},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5782999992370605},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5730999708175659},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5644999742507935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5307000279426575},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5008999705314636},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4903999865055084},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.47600001096725464},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4683000147342682},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46380001306533813},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.4115000069141388},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4108999967575073},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3977999985218048},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39100000262260437},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3901999890804291},{"id":"https://openalex.org/C3020018676","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Retention time","level":2,"score":0.35600000619888306},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.32249999046325684},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.3156999945640564},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3156999945640564},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31369999051094055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3107999861240387},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.31040000915527344},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.3073999881744385},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.2930000126361847},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2896000146865845},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28279998898506165},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2815000116825104},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.2808000147342682},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2784999907016754},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.27720001339912415},{"id":"https://openalex.org/C19012869","wikidata":"https://www.wikidata.org/wiki/Q578372","display_name":"Response time","level":2,"score":0.2757999897003174},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.275299996137619},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.274399995803833},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27410000562667847},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.272599995136261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2671000063419342},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25450000166893005},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2540999948978424},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.25099998712539673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3661652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3661652","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4016209840774536,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1971936677","https://openalex.org/W2002293402","https://openalex.org/W2082002897","https://openalex.org/W2097346754","https://openalex.org/W2148884297","https://openalex.org/W2161091390","https://openalex.org/W2754347129","https://openalex.org/W2762128195","https://openalex.org/W2764227578","https://openalex.org/W2799859329","https://openalex.org/W2800944932","https://openalex.org/W2808752273","https://openalex.org/W2977873091","https://openalex.org/W2983214264","https://openalex.org/W3006934256","https://openalex.org/W3011688936","https://openalex.org/W3015947796","https://openalex.org/W3023260077","https://openalex.org/W3039159083","https://openalex.org/W3039427525","https://openalex.org/W3081165146","https://openalex.org/W3157846966","https://openalex.org/W3167237942","https://openalex.org/W3187744802","https://openalex.org/W3210205727","https://openalex.org/W3217683607","https://openalex.org/W4220687857","https://openalex.org/W4220765634","https://openalex.org/W4286571868","https://openalex.org/W4313318675","https://openalex.org/W4385080111","https://openalex.org/W4385831238","https://openalex.org/W4389661168","https://openalex.org/W4390587691","https://openalex.org/W4394828158","https://openalex.org/W4399605735","https://openalex.org/W4404628891","https://openalex.org/W4411724932","https://openalex.org/W4415934310","https://openalex.org/W7084111396"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,8,25,78,88,119],"novel":[4],"sensing":[5],"scheme":[6],"for":[7,18,83,108,125],"2T":[9],"gain-cell":[10],"embedded":[11,122],"dynamic":[12],"random":[13],"access":[14],"memory":[15,123],"(GC-eDRAM)":[16],"optimized":[17],"cryogenic":[19,109],"temperatures.":[20],"The":[21,115],"proposed":[22,116],"design":[23],"integrates":[24],"highly":[26],"accurate":[27],"sense":[28],"amplifier":[29],"(SA)":[30],"with":[31,46],"a$\\pm":[32],"3\\sigma":[33],"$sensitivity":[34],"of":[35,91],"11.16":[36],"mV":[37,48],"and":[38,104],"an":[39,52],"internally":[40],"generated,":[41],"adjustable":[42],"reference":[43],"voltage":[44],"(VREF)":[45],"9.5":[47],"step":[49],"resolution.":[50],"Additionally,":[51],"on-chip":[53],"ring-oscillator-based":[54],"design-for-test":[55],"(RO-DFT)":[56],"mechanism":[57],"is":[58],"introduced":[59],"to":[60,71,97],"determine":[61],"the":[62,92],"optimal":[63],"VREF":[64],"postfabrication,":[65],"improving":[66],"readout":[67],"reliability":[68],"while":[69],"adapting":[70],"process":[72,81],"variations.":[73],"Simulation":[74],"results,":[75],"based":[76],"on":[77],"65nm":[79],"CMOS":[80],"calibrated":[82],"77":[84],"K":[85],"operation,":[86],"demonstrate":[87],"significant":[89],"extension":[90],"data":[93],"retention":[94],"time":[95],"(DRT)":[96],"80":[98],"ms,":[99],"reducing":[100],"refresh":[101],"cycle":[102],"frequency":[103],"lowering":[105],"power":[106],"consumption\u2014critical":[107],"applications":[110],"such":[111],"as":[112],"infrared":[113],"imaging.":[114],"architecture":[117],"provides":[118],"power-efficient,":[120],"high-density":[121],"solution":[124],"low-temperature":[126],"computing":[127],"environments.":[128]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-02-25T00:00:00"}