{"id":"https://openalex.org/W7127609965","doi":"https://doi.org/10.1109/tvlsi.2026.3657330","title":"A 0.67\u20135.67-GHz Ring-Based MDLL With 154-fs RMS Jitter and Stochastic Sampling for Spurious Tone Reduction in 5-nm FinFET","display_name":"A 0.67\u20135.67-GHz Ring-Based MDLL With 154-fs RMS Jitter and Stochastic Sampling for Spurious Tone Reduction in 5-nm FinFET","publication_year":2026,"publication_date":"2026-02-04","ids":{"openalex":"https://openalex.org/W7127609965","doi":"https://doi.org/10.1109/tvlsi.2026.3657330"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3657330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3657330","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030677054","display_name":"Jared Mercier","orcid":null},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jared Mercier","raw_affiliation_strings":["Department of Electronics, Carleton University, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0009-0005-4044-2422","affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I67031392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054069204","display_name":"Dirk Pfaff","orcid":"https://orcid.org/0000-0002-9658-5765"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dirk Pfaff","raw_affiliation_strings":["Synopsys Inc., Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-9658-5765","affiliations":[{"raw_affiliation_string":"Synopsys Inc., Ottawa, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812152","display_name":"Robert Abbott","orcid":"https://orcid.org/0000-0001-8151-5118"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Abbott","raw_affiliation_strings":["Synopsys Inc., Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Ottawa, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046756864","display_name":"Tom Eeckelaert","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tom Eeckelaert","raw_affiliation_strings":["Synopsys Inc., Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Ottawa, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002460896","display_name":"R. Mason","orcid":"https://orcid.org/0000-0002-1260-6451"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ralph Mason","raw_affiliation_strings":["Synopsys Inc., Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1260-6451","affiliations":[{"raw_affiliation_string":"Synopsys Inc., Ottawa, ON, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030677054"],"corresponding_institution_ids":["https://openalex.org/I67031392"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23753046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"782","last_page":"794"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00139999995008111,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8194000124931335},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.6003000140190125},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.5181000232696533},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.49410000443458557},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.47130000591278076},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43959999084472656},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.43160000443458557},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4302999973297119},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.40049999952316284},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.39649999141693115}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8194000124931335},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6678000092506409},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.6003000140190125},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.5181000232696533},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5001999735832214},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.49410000443458557},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.47130000591278076},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43959999084472656},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.43160000443458557},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4302999973297119},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.40049999952316284},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.39649999141693115},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.39010000228881836},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37139999866485596},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.35409998893737793},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.35359999537467957},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.34709998965263367},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3458000123500824},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3409000039100647},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.32330000400543213},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.30059999227523804},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2903999984264374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2897000014781952},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2799000144004822},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.27720001339912415},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.2734000086784363},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.2702000141143799},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.26420000195503235},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.26019999384880066},{"id":"https://openalex.org/C25915539","wikidata":"https://www.wikidata.org/wiki/Q220786","display_name":"Automatic frequency control","level":2,"score":0.2590000033378601},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.251800000667572},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3657330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3657330","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6159172654151917,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"A":[0],"highly":[1],"digital":[2],"multiplying":[3],"delay-locked":[4],"loop":[5],"(MDLL)":[6],"fabricated":[7],"in":[8,87,145],"TSMC\u2019s":[9],"5-nm":[10],"FinFET":[11],"technology":[12],"achieves":[13],"a":[14,35,49,55,109],"wide":[15],"frequency":[16,45,124],"range":[17],"of":[18,29,64],"0.67\u20135.67-GHz":[19],"while":[20],"consuming":[21],"6.69mW":[22],"and":[23,47,79,128,134,148],"occupying":[24],"0.0022":[25],"mm<sup":[26],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[27],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[28],"active":[30],"area.":[31],"The":[32,96,114],"design":[33],"employs":[34],"ring-oscillator-based":[36,118],"digitally":[37],"controlled":[38],"oscillator":[39],"(RO-DCO)":[40],"that":[41,92,117],"provides":[42],"1":[43,56],"MHz":[44,57],"granularity":[46],"exhibits":[48],"\u2212124":[50],"dBc/Hz":[51],"phase-noise":[52],"level":[53],"at":[54,131],"offset,":[58],"yielding":[59],"an":[60,86],"integrated":[61],"rms":[62],"jitter":[63,104],"154":[65],"fs":[66],"(1":[67],"kHz\u2013100":[68],"MHz).":[69],"Reference":[70],"spurious":[71],"tones":[72],"caused":[73],"by":[74],"static":[75],"phase":[76],"offset":[77],"(SPO)":[78],"nonideal":[80],"clock":[81,143],"realignment":[82],"are":[83],"mitigated":[84],"through":[85],"situ":[88],"stochastic-sampling":[89],"calibration":[90],"technique":[91,99],"performs":[93],"on-chip":[94],"detection.":[95],"proposed":[97],"correction":[98],"suppresses":[100],"spurs":[101],"without":[102],"compromising":[103],"or":[105],"power":[106,133],"efficiency,":[107],"enabling":[108],"compact,":[110],"low-overhead":[111],"all-digital":[112],"implementation.":[113],"MDLL":[115],"demonstrates":[116],"architectures":[119],"can":[120],"simultaneously":[121],"achieve":[122],"broad":[123],"programmability,":[125],"sub-200-fs":[126],"jitter,":[127],"spur":[129],"suppression":[130],"low":[132],"area":[135],"cost.":[136],"These":[137],"results":[138],"demonstrate":[139],"suitability":[140],"for":[141],"high-performance":[142],"generation":[144],"advanced":[146],"SoCs":[147],"multi-Gb/s":[149],"applications":[150],"where":[151],"analog":[152],"PLLs":[153],"face":[154],"scaling":[155],"limitations.":[156]},"counts_by_year":[],"updated_date":"2026-02-26T06:29:33.603293","created_date":"2026-02-06T00:00:00"}