{"id":"https://openalex.org/W7125606699","doi":"https://doi.org/10.1109/tvlsi.2026.3654164","title":"FPGA-Based Low-Power Signed Approximate Multipliers for Diverse Error-Resilient Applications","display_name":"FPGA-Based Low-Power Signed Approximate Multipliers for Diverse Error-Resilient Applications","publication_year":2026,"publication_date":"2026-01-23","ids":{"openalex":"https://openalex.org/W7125606699","doi":"https://doi.org/10.1109/tvlsi.2026.3654164"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2026.3654164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3654164","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5123773754","display_name":"Yi Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I189210763","display_name":"Yunnan University","ror":"https://ror.org/0040axw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I189210763"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yi Guo","raw_affiliation_strings":["Graduate School of Information, Science and Engineering, Yunnan University, Kunming, China"],"raw_orcid":"https://orcid.org/0009-0007-4639-1413","affiliations":[{"raw_affiliation_string":"Graduate School of Information, Science and Engineering, Yunnan University, Kunming, China","institution_ids":["https://openalex.org/I189210763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123737016","display_name":"Xuetao Li","orcid":null},"institutions":[{"id":"https://openalex.org/I189210763","display_name":"Yunnan University","ror":"https://ror.org/0040axw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I189210763"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuetao Li","raw_affiliation_strings":["Graduate School of Information, Science and Engineering, Yunnan University, Kunming, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Science and Engineering, Yunnan University, Kunming, China","institution_ids":["https://openalex.org/I189210763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123777194","display_name":"Xin Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I189210763","display_name":"Yunnan University","ror":"https://ror.org/0040axw97","country_code":"CN","type":"education","lineage":["https://openalex.org/I189210763"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Luo","raw_affiliation_strings":["Graduate School of Information, Science and Engineering, Yunnan University, Kunming, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Science and Engineering, Yunnan University, Kunming, China","institution_ids":["https://openalex.org/I189210763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123774325","display_name":"Heming Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I180203408","display_name":"Yokohama National University","ror":"https://ror.org/03zyp6p76","country_code":"JP","type":"education","lineage":["https://openalex.org/I180203408"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Heming Sun","raw_affiliation_strings":["Faculty of Engineering, Yokohama National University, Yokohama, Kanagawa, Japan"],"raw_orcid":"https://orcid.org/0000-0001-5583-4895","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Yokohama National University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I180203408"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063931122","display_name":"Haroon Waris","orcid":"https://orcid.org/0000-0003-4670-3919"},"institutions":[{"id":"https://openalex.org/I197827452","display_name":"Institute of Space Technology","ror":"https://ror.org/01tmmzv45","country_code":"PK","type":"education","lineage":["https://openalex.org/I197827452"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Haroon Waris","raw_affiliation_strings":["Department of Electrical Engineering, Institute of Space Technology, Islamabad, Pakistan"],"raw_orcid":"https://orcid.org/0000-0003-4670-3919","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Institute of Space Technology, Islamabad, Pakistan","institution_ids":["https://openalex.org/I197827452"]}]},{"author_position":"last","author":{"id":null,"display_name":"Weiqiang Liu","orcid":"https://orcid.org/0000-0001-8398-8648"},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiqiang Liu","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0001-8398-8648","affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics, Nanjing, China","institution_ids":["https://openalex.org/I9842412"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5123773754"],"corresponding_institution_ids":["https://openalex.org/I189210763"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14015202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"1029","last_page":"1042"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5220000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5220000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.25870001316070557,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.12939999997615814,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6391000151634216},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.621999979019165},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4715000092983246},{"id":"https://openalex.org/keywords/booths-multiplication-algorithm","display_name":"Booth's multiplication algorithm","score":0.4684000015258789},{"id":"https://openalex.org/keywords/multiplication-algorithm","display_name":"Multiplication algorithm","score":0.40630000829696655},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.3953999876976013},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.37389999628067017},{"id":"https://openalex.org/keywords/hydraulic-accumulator","display_name":"Hydraulic accumulator","score":0.3693000078201294},{"id":"https://openalex.org/keywords/partial-evaluation","display_name":"Partial evaluation","score":0.35839998722076416}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6391000151634216},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.621999979019165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5544999837875366},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5379999876022339},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4715000092983246},{"id":"https://openalex.org/C72475854","wikidata":"https://www.wikidata.org/wiki/Q477049","display_name":"Booth's multiplication algorithm","level":4,"score":0.4684000015258789},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4634999930858612},{"id":"https://openalex.org/C201290732","wikidata":"https://www.wikidata.org/wiki/Q130762","display_name":"Multiplication algorithm","level":3,"score":0.40630000829696655},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.3953999876976013},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.37389999628067017},{"id":"https://openalex.org/C19221803","wikidata":"https://www.wikidata.org/wiki/Q4668679","display_name":"Hydraulic accumulator","level":2,"score":0.3693000078201294},{"id":"https://openalex.org/C195701839","wikidata":"https://www.wikidata.org/wiki/Q4008398","display_name":"Partial evaluation","level":2,"score":0.35839998722076416},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.3578999936580658},{"id":"https://openalex.org/C73684929","wikidata":"https://www.wikidata.org/wiki/Q598870","display_name":"Lagrange multiplier","level":2,"score":0.3474000096321106},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3398999869823456},{"id":"https://openalex.org/C89836824","wikidata":"https://www.wikidata.org/wiki/Q160710","display_name":"Read-only memory","level":2,"score":0.3292999863624573},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.32739999890327454},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.3248000144958496},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.32350000739097595},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32249999046325684},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.3125999867916107},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2971999943256378},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2937999963760376},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2870999872684479},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.28630000352859497},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.28279998898506165},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.2648000121116638},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.2615000009536743},{"id":"https://openalex.org/C66746571","wikidata":"https://www.wikidata.org/wiki/Q1134833","display_name":"ENCODE","level":3,"score":0.25589999556541443},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2026.3654164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2026.3654164","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,176,219],"Booth":[1,21,78,132,164],"algorithm":[2],"is":[3,103,224,249],"widely":[4],"used":[5],"for":[6,50],"efficient":[7],"signed":[8],"multiplication":[9],"due":[10,68],"to":[11,14,63,69,92,108,137,168,255],"its":[12],"ability":[13],"reduce":[15],"partial":[16,25,84,113,140],"products.":[17],"A":[18],"higher":[19],"radix":[20],"multiplier":[22,184],"generates":[23],"fewer":[24,40],"products,":[26],"while":[27],"it":[28],"also":[29],"increases":[30],"hardware":[31,213],"complexity":[32,214],"in":[33,71,226],"the":[34,37,131,170,181,199,203,246],"generator,":[35],"diminishing":[36],"advantage":[38],"of":[39,44,112,172,180,221,245],"accumulators.":[41],"Previous":[42],"optimizations":[43],"generators":[45,126],"and":[46,124,147,155,189,194,212,235],"accumulators":[47,149],"were":[48],"designed":[49,167],"application-specific":[51],"integrated":[52],"circuits":[53],"(ASICs),":[54],"but":[55],"their":[56],"performance":[57],"gains":[58],"cannot":[59],"be":[60],"comparably":[61],"translated":[62],"field-programmable":[64],"gate":[65],"arrays":[66],"(FPGAs)":[67],"differences":[70],"architecture.":[72],"This":[73],"article":[74],"proposes":[75],"FPGA-friendly":[76],"approximate":[77,82,121,163,217],"multipliers":[79,165,223,248],"that":[80],"combine":[81],"hybrid-radix":[83],"product":[85,141,187],"generation":[86,94],"with":[87,198],"resource-efficient":[88],"accumulation":[89,145],"techniques.":[90],"Initially,":[91],"improve":[93],"efficiency,":[95],"an":[96,143],"look-up":[97],"table":[98],"(LUT)-reused":[99],"exact":[100,200],"radix-8":[101,123],"generator":[102],"introduced":[104],"through":[105],"logical":[106],"partitioning":[107],"integrate":[109],"two":[110],"types":[111],"products":[114],"into":[115],"a":[116,207],"single":[117],"LUT.":[118],"In":[119],"addition,":[120],"adjacent-compensation":[122],"radix-16":[125],"are":[127,150,166],"developed":[128],"based":[129],"on":[130],"encoding":[133],"bit-repetition":[134],"principle.":[135],"Later,":[136],"speed":[138],"up":[139],"accumulation,":[142],"overlap-parallel":[144],"scheme":[146],"various":[148],"proposed,":[151],"reducing":[152],"compression":[153,234],"steps":[154],"enhancing":[156],"resource":[157],"utilization.":[158],"Last,":[159],"performance-configurable":[160],"hybrid":[161],"radix-8/-16":[162],"meet":[169],"needs":[171],"different":[173],"error-resilient":[174],"applications.":[175,241],"most":[177],"hardware-efficient":[178],"configuration":[179],"proposed":[182,204,247],"16-bit":[183],"reduces":[185],"power\u2013delay":[186],"(PDP)":[188],"LUT":[190],"consumption":[191],"by":[192],"38.31%":[193],"35.66%,":[195],"respectively,":[196],"compared":[197],"multiplier.":[201],"Furthermore,":[202],"designs":[205],"offer":[206],"better":[208],"balance":[209],"between":[210],"accuracy":[211],"than":[215],"existing":[216],"multipliers.":[218],"practicality":[220],"these":[222],"demonstrated":[225],"both":[227],"joint":[228],"photographic":[229],"experts":[230],"group":[231],"(JPEG)":[232],"image":[233],"finite":[236],"impulse":[237],"response":[238],"(FIR)":[239],"filtering":[240],"An":[242],"open-source":[243],"library":[244],"available":[250],"at":[251],"<uri":[252],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[253],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">https://github.com/YnuGuoLab/FPGA_Signed_Approx_Mul</uri>":[254],"support":[256],"further":[257],"research.":[258]},"counts_by_year":[],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2026-01-25T00:00:00"}