{"id":"https://openalex.org/W7123338265","doi":"https://doi.org/10.1109/tvlsi.2025.3650162","title":"A T8T-SRAM Computing-in-Memory Macro for Ternary Deep Neural Networks and Boolean Logic Computations","display_name":"A T8T-SRAM Computing-in-Memory Macro for Ternary Deep Neural Networks and Boolean Logic Computations","publication_year":2026,"publication_date":"2026-01-12","ids":{"openalex":"https://openalex.org/W7123338265","doi":"https://doi.org/10.1109/tvlsi.2025.3650162"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3650162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3650162","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122857690","display_name":"Chenghu Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenghu Dai","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0009-0000-3347-3056","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jianhao Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianhao Zhang","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101591128","display_name":"Zihua Ren","orcid":"https://orcid.org/0009-0006-9865-8389"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zihua Ren","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050758517","display_name":"Lian Liu","orcid":"https://orcid.org/0000-0002-8071-3339"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lian Liu","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122897930","display_name":"Lei Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Meng","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121738585","display_name":"Chaoyi Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chaoyi Wang","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111291658","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-2408-5048","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121103759","display_name":"Wenjuan Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjuan Lu","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0001-6201-8589","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101503850","display_name":"Zhiting Lin","orcid":"https://orcid.org/0000-0002-3314-1606"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiting Lin","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-3314-1606","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002281317","display_name":"Xiulong Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-5012-2570","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits and Anhui Provincial High-Performance Integrated Circuit Engineering Research Center, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03487225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"872","last_page":"881"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3871000111103058,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3871000111103058,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.25589999556541443,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.08330000191926956,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.7153000235557556},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6085000038146973},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5170999765396118},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49970000982284546},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.46059998869895935},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4530999958515167},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43230000138282776},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.42309999465942383}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.7153000235557556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800000071525574},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6085000038146973},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5170999765396118},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49970000982284546},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.46059998869895935},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4530999958515167},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44369998574256897},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43230000138282776},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.42309999465942383},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4140999913215637},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.40709999203681946},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3734000027179718},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3637999892234802},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3447999954223633},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31869998574256897},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.29760000109672546},{"id":"https://openalex.org/C3746660","wikidata":"https://www.wikidata.org/wiki/Q1068763","display_name":"Rule of inference","level":2,"score":0.29490000009536743},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.2874999940395355},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2680000066757202},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2662000060081482},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.2653999924659729},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.2574999928474426},{"id":"https://openalex.org/C39685927","wikidata":"https://www.wikidata.org/wiki/Q173183","display_name":"Boolean algebra","level":2,"score":0.2558000087738037}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3650162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3650162","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3740114563","display_name":null,"funder_award_id":"62471003","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3783266103","display_name":null,"funder_award_id":"62274001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6824512897","display_name":null,"funder_award_id":"92464203","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7987898324","display_name":null,"funder_award_id":"GXXT-2023-013","funder_id":"https://openalex.org/F4320334897","funder_display_name":"Natural Science Foundation of Anhui Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320334897","display_name":"Natural Science Foundation of Anhui Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Deep":[0],"neural":[1,21,25],"networks":[2,22,26],"(DNNs)":[3],"play":[4],"important":[5],"roles":[6],"in":[7],"artificial":[8],"intelligence":[9],"applications":[10],"and":[11,15,31,34,39,44,59,65,76,79,105,152,167,184,192,207,214,220],"show":[12],"hungry":[13],"computility":[14],"power":[16],"demands.":[17],"Compared":[18],"with":[19,110,188,216],"binary":[20],"(BNNs),":[23],"ternary":[24,63,66,182,186,218,221],"(TNNs)":[27],"have":[28,164],"higher":[29],"representation":[30],"adaptive":[32],"abilities":[33],"balance":[35],"the":[36,82,91,114,121,124,161,203,210],"inference":[37,204],"accuracy":[38],"computing":[40],"efficiency":[41,191],"between":[42],"DNNs":[43],"BNNs.":[45],"This":[46],"article":[47],"proposed":[48,69,174],"a":[49,73,217],"T8T-SRAM":[50,70,92,175],"computing-in-memory":[51],"(CIM)":[52],"macro":[53,93,176],"to":[54,139],"achieve":[55,95],"Boolean":[56,87,170],"logic":[57,88,171],"operations":[58,109],"MAC":[60,122,162,178],"operation":[61,89,179],"of":[62,169,180,205],"activation":[64,137,219],"weight.":[67,222],"The":[68,173],"bitcell":[71],"has":[72],"separate":[74],"read":[75,83],"write":[77],"path,":[78],"can":[80,94],"avoid":[81],"disturb":[84],"issue.":[85],"In":[86,120,143],"mode,":[90,123],"<sc":[96,99,102,106],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97,100,103,107,194],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nand</small>,":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nor</small>,":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">xnor</small>,":[104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">xor</small>":[108],"redundant":[111],"rows,":[112],"reducing":[113],"additional":[115],"reference":[116],"voltage":[117,151],"generation":[118],"circuit.":[119],"result":[125],"is":[126],"quantized":[127],"by":[128],"an":[129,199],"embedded":[130],"column":[131],"analog-to-digital":[132],"converter":[133],"(ADC),":[134],"which":[135],"uses":[136],"refresh":[138],"reduce":[140],"weight":[141],"changing.":[142],"28-nm":[144],"CMOS":[145],"technology,":[146],"under":[147],"0.5-V":[148],"array":[149],"supply":[150,155],"0.9-V":[153],"peripheral":[154],"voltage,":[156],"simulation":[157],"results":[158,163],"manifest":[159],"that":[160],"good":[165],"linearity,":[166],"feasibility":[168],"operation.":[172],"realizes":[177],"16":[181,185],"activations":[183],"weights":[187],"333.99\u2013816.1-TOPS/W":[189],"energy":[190],"61.9-TOPS/mm<sup":[193],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[195],"area":[196],"efficiency.":[197],"Using":[198],"ResNet-18":[200],"network":[201],"for":[202],"MNIST,":[206],"CIFAR-10":[208],"datasets,":[209],"accuracies":[211],"were":[212],"99.06%":[213],"85.76%":[215]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-01-14T00:00:00"}