{"id":"https://openalex.org/W7117550114","doi":"https://doi.org/10.1109/tvlsi.2025.3647513","title":"An Area-Efficient and Reconfigurable Accelerator for Massive MIMO Systems","display_name":"An Area-Efficient and Reconfigurable Accelerator for Massive MIMO Systems","publication_year":2025,"publication_date":"2025-12-30","ids":{"openalex":"https://openalex.org/W7117550114","doi":"https://doi.org/10.1109/tvlsi.2025.3647513"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3647513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3647513","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021185664","display_name":"Siwei Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siwei Xiang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001383547","display_name":"Liyan Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liyan Liang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101859383","display_name":"Junfeng Wu","orcid":"https://orcid.org/0000-0001-5848-2805"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junfeng Wu","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042282822","display_name":"Jia Hou","orcid":"https://orcid.org/0009-0007-1744-3667"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jia Hou","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100717653","display_name":"Jiaxing Wang","orcid":"https://orcid.org/0000-0002-6674-4948"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaxing Wang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046312537","display_name":"Yishuo Meng","orcid":"https://orcid.org/0000-0002-3402-6386"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yishuo Meng","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080354346","display_name":"Jianfei Wang","orcid":"https://orcid.org/0009-0004-0132-3319"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Wang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0004-0132-3319","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100719382","display_name":"Chen Yang","orcid":"https://orcid.org/0000-0002-8221-7670"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Yang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-8221-7670","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.64952206,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"918","last_page":"931"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.35429999232292175,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.35429999232292175,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.3246999979019165,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08739999681711197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.8091999888420105},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6690000295639038},{"id":"https://openalex.org/keywords/mimo","display_name":"MIMO","score":0.6158000230789185},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5914999842643738},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5159000158309937},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5063999891281128},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.460999995470047},{"id":"https://openalex.org/keywords/qr-decomposition","display_name":"QR decomposition","score":0.4408000111579895}],"concepts":[{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.8091999888420105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7523000240325928},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6690000295639038},{"id":"https://openalex.org/C207987634","wikidata":"https://www.wikidata.org/wiki/Q176862","display_name":"MIMO","level":3,"score":0.6158000230789185},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5914999842643738},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5159000158309937},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5063999891281128},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.460999995470047},{"id":"https://openalex.org/C188060507","wikidata":"https://www.wikidata.org/wiki/Q653242","display_name":"QR decomposition","level":3,"score":0.4408000111579895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42010000348091125},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4194999933242798},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41839998960494995},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36010000109672546},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.3440999984741211},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3409000039100647},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.3255000114440918},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32429999113082886},{"id":"https://openalex.org/C137246740","wikidata":"https://www.wikidata.org/wiki/Q583970","display_name":"Spectral efficiency","level":3,"score":0.32199999690055847},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.3118000030517578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.302700012922287},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.29019999504089355},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2896000146865845},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.27079999446868896},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.26489999890327454},{"id":"https://openalex.org/C70000936","wikidata":"https://www.wikidata.org/wiki/Q4672467","display_name":"Access method","level":2,"score":0.2630999982357025},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.26109999418258667},{"id":"https://openalex.org/C17652562","wikidata":"https://www.wikidata.org/wiki/Q1345402","display_name":"LTE Advanced","level":3,"score":0.25270000100135803}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3647513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3647513","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G963865091","display_name":null,"funder_award_id":"62176206","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"To":[0],"overcome":[1],"the":[2],"trilemma":[3],"between":[4],"application":[5],"flexibility,":[6],"high":[7],"efficiency,":[8],"and":[9,21,32,87,112,129,147,159,174,187],"minimal":[10],"area/power":[11],"overhead":[12],"in":[13,90],"baseband":[14,50,145],"processors,":[15],"this":[16],"article":[17],"proposes":[18],"an":[19,93],"area-efficient":[20],"reconfigurable":[22,31],"accelerator":[23],"for":[24,206],"massive":[25],"multiple-input-multiple-output":[26],"(MIMO)":[27],"systems,":[28],"integrating":[29],"a":[30,116,121],"heterogeneous":[33,95],"processing":[34,149],"element":[35],"(PE)":[36],"array":[37,105],"featuring":[38],"customized":[39],"mixed-precision":[40],"floating-point":[41],"units":[42],"(FPUs)":[43],"to":[44,164],"enable":[45],"high-accuracy":[46],"execution":[47],"of":[48],"diverse":[49],"operations":[51],"(i.e.,":[52],"general":[53],"matrix":[54],"computation,":[55],"inversion,":[56],"mixed-radix":[57],"fast":[58],"fourier":[59],"transform":[60],"(FFT),":[61],"decomposition,":[62],"etc.)":[63],"on":[64,139],"matrices":[65],"ranging":[66],"from":[67],"<inline-formula":[68,165,175,188],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[69,75,166,176,189,195],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[70,76,167,177,190,196],"<tex-math":[71,77,168,178,191,197],"notation=\"LaTeX\">$4\\times":[72],"4$</tex-math>":[73],"</inline-formula>\u2013<inline-formula":[74,194],"notation=\"LaTeX\">$32\\times":[78],"32$</tex-math>":[79],"</inline-formula>.":[80],"Addressing":[81],"challenges":[82],"posed":[83],"by":[84,107],"irregular":[85],"partitioning":[86],"unbalanced":[88],"decomposition":[89],"complex":[91],"operations,":[92,150],"efficient":[94],"mapping":[96],"(EHeM)":[97],"technology":[98],"is":[99],"introduced,":[100],"achieving":[101],"over":[102,184],"75%":[103],"PE":[104],"utilization":[106],"minimizing":[108],"external":[109],"data":[110],"access":[111,123,127],"reconfiguration":[113],"overhead.":[114],"Furthermore,":[115],"multibank":[117],"memory":[118],"structure":[119],"with":[120],"dynamic":[122],"strategy":[124],"(DAS)":[125],"eliminates":[126],"conflicts":[128],"synchronizes":[130],"memory-PE":[131],"bandwidth":[132],"across":[133],"varying":[134],"operators.":[135],"This":[136],"accelerator,":[137],"validated":[138],"Xilinx":[140],"Virtex-7":[141],"XC7VX690T,":[142],"supports":[143],"multiple":[144],"algorithms":[146],"signal":[148],"such":[151],"as":[152],"minimum":[153],"mean":[154],"square":[155],"error":[156],"(MMSE),":[157],"FFT,":[158],"filtering.":[160],"Evaluations":[161],"show":[162],"up":[163],"notation=\"LaTeX\">$75.41\\times":[169],"$</tex-math>":[170,180,193,199],"</inline-formula>":[171,181,200],"throughput":[172],"improvement":[173,183],"notation=\"LaTeX\">$239.30\\times":[179],"efficiency":[182,202],"operator-specific":[185],"designs,":[186],"notation=\"LaTeX\">$1.10\\times":[192],"notation=\"LaTeX\">$6.02\\times":[198],"higher":[201],"than":[203],"prior":[204],"works":[205],"full":[207],"MIMO":[208],"processing.":[209]},"counts_by_year":[],"updated_date":"2026-02-26T06:29:33.603293","created_date":"2025-12-30T00:00:00"}