{"id":"https://openalex.org/W7117481042","doi":"https://doi.org/10.1109/tvlsi.2025.3646936","title":"A Capacitor Discharge-Based SRAM CIM Macro Based on Hybrid-Domain for Convolutional Neural Networks","display_name":"A Capacitor Discharge-Based SRAM CIM Macro Based on Hybrid-Domain for Convolutional Neural Networks","publication_year":2025,"publication_date":"2025-12-29","ids":{"openalex":"https://openalex.org/W7117481042","doi":"https://doi.org/10.1109/tvlsi.2025.3646936"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3646936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3646936","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056017618","display_name":"Bin Qiang","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Qiang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0009-0001-5391-1786","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121511689","display_name":"Yiming Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiming Wei","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085770846","display_name":"Yongliang Zhou","orcid":"https://orcid.org/0000-0002-7327-6759"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongliang Zhou","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-7327-6759","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002281317","display_name":"Xiulong Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-5012-2570","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111291658","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0003-2408-5048","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.5084832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"1043","last_page":"1047"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3359000086784363,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3359000086784363,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.14650000631809235,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.1193000003695488,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.7473000288009644},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7342000007629395},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4934000074863434},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48590001463890076},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.4796999990940094},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4763999879360199},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4449999928474426},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3917999863624573}],"concepts":[{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.7473000288009644},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7342000007629395},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6373000144958496},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5113999843597412},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4934000074863434},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48590001463890076},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.4796999990940094},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4763999879360199},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4449999928474426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42730000615119934},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3917999863624573},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.38749998807907104},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33250001072883606},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.3246999979019165},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3086000084877014},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.30649998784065247},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3010999858379364},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2989000082015991},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.29760000109672546},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.28999999165534973},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.26910001039505005},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.25600001215934753},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.2558000087738037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25529998540878296},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3646936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3646936","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9094760417938232,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2022141888","display_name":null,"funder_award_id":"2022a05020044","funder_id":"https://openalex.org/F4320327780","funder_display_name":"Key Research and Development Program of Jiangxi Province"},{"id":"https://openalex.org/G3740114563","display_name":null,"funder_award_id":"62471003","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8606767069","display_name":null,"funder_award_id":"62104001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327780","display_name":"Key Research and Development Program of Jiangxi Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Compute-in-memory":[0],"(CIM)":[1],"is":[2],"increasingly":[3],"recognized":[4],"as":[5],"an":[6,174],"effective":[7],"hardware":[8],"accelerator":[9],"for":[10],"convolutional":[11],"neural":[12],"networks":[13],"(CNNs).":[14],"This":[15],"work":[16],"proposes":[17],"a":[18,24,50],"hybrid-domain":[19,51,106,133],"CIM":[20,97],"design":[21],"using:":[22],"1)":[23],"multibit":[25],"compute":[26],"unit":[27],"(MBCU)":[28],"structure":[29],"that":[30,120],"realizes":[31],"the":[32,42,47,61,69,73,78,82,86,91,96,121,132,137,160,163,166,180],"multiplication":[33],"operation":[34],"of":[35,55,65,72,85,105,141,152,162,177],"2-bit":[36],"input":[37],"and":[38,76,90,102,128,149],"4-bit":[39],"weight":[40],"through":[41,81],"transistor-size-weighted":[43],"capacitor":[44],"discharge":[45],"on":[46],"bitline;":[48],"2)":[49],"quantization":[52,67,79,130],"scheme":[53],"(HDQS)":[54],"\u201ctime-domain":[56],"+":[57],"voltage-domain,\u201d":[58],"which":[59],"integrates":[60],"high":[62],"energy":[63,139],"efficiency":[64,140,151],"time-domain":[66],"with":[68,165],"low-delay":[70],"advantages":[71],"voltage-domain":[74],"quantization,":[75],"enhances":[77],"accuracy":[80,176],"combined":[83],"effect":[84],"process":[87],"tracking":[88],"module":[89],"reference":[92],"signal":[93],"module;":[94],"3)":[95],"circuit":[98,122],"design,":[99],"layout":[100],"drawing":[101],"simulation":[103],"verification":[104],"static":[107],"random":[108],"access":[109],"memory":[110],"(SRAM)":[111],"were":[112],"realized":[113],"by":[114],"28-nm":[115],"CMOS":[116],"technology,":[117],"results":[118],"show":[119],"supports":[123],"8-bit":[124],"multiply\u2013accumulate":[125],"(MAC)":[126],"operation,":[127],"full-precision":[129],"in":[131,179],"form":[134],"can":[135],"achieve":[136],"optimal":[138],"249.7":[142],"TOPS/W":[143],"per":[144,157],"bit":[145],"at":[146],"0.7":[147],"V,":[148],"area":[150],"4.29":[153],"TOPS/mm<sup":[154],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[155],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[156],"bit.":[158],"Furthermore,":[159],"integration":[161],"circuits":[164],"VGG-16":[167],"network":[168],"has":[169],"been":[170],"demonstrated":[171],"to":[172],"yield":[173],"inference":[175],"90.52%":[178],"CIFAR-10":[181],"dataset.":[182]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-12-29T00:00:00"}