{"id":"https://openalex.org/W7117462812","doi":"https://doi.org/10.1109/tvlsi.2025.3646232","title":"A Low Area Built-In Self-Repair Using Hybrid Fault Address Memory for HBM","display_name":"A Low Area Built-In Self-Repair Using Hybrid Fault Address Memory for HBM","publication_year":2025,"publication_date":"2025-12-29","ids":{"openalex":"https://openalex.org/W7117462812","doi":"https://doi.org/10.1109/tvlsi.2025.3646232"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3646232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3646232","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5121469787","display_name":"Byungsoo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungsoo Kim","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114585267","display_name":"Seung Ho Shin","orcid":"https://orcid.org/0009-0002-1153-0034"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung Ho Shin","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0002-1153-0034","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079951532","display_name":"Youngki Moon","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngki Moon","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0001-4264-4803","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121446082","display_name":"Eugene Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eugene Jeong","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0007-0024-2711","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":null,"display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Computer Systems Reliable SOC Laboratory, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.5763866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"991","last_page":"1003"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.375900000333786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.375900000333786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.27090001106262207,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0714000016450882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6556000113487244},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5874000191688538},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5846999883651733},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4142000079154968},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.373199999332428},{"id":"https://openalex.org/keywords/maintenance-engineering","display_name":"Maintenance engineering","score":0.37049999833106995},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.3564999997615814},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.35249999165534973},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.33340001106262207}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6556000113487244},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.6448000073432922},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5874000191688538},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5846999883651733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5214999914169312},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.453000009059906},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4142000079154968},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.373199999332428},{"id":"https://openalex.org/C23725684","wikidata":"https://www.wikidata.org/wiki/Q616377","display_name":"Maintenance engineering","level":2,"score":0.37049999833106995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3578999936580658},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.3564999997615814},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.35249999165534973},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.33340001106262207},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.31130000948905945},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.30329999327659607},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.30239999294281006},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.2939000129699707},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.2883000075817108},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.28679999709129333},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.2816999852657318},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.275299996137619},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.27410000562667847},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.2639999985694885},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.263700008392334},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.2614000141620636}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3646232","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3646232","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4174138605594635,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,22],"massive":[1],"computational":[2],"requirements":[3],"of":[4,26],"large":[5],"language":[6],"model":[7],"(LLMs)":[8],"have":[9],"increased":[10,37],"the":[11,52,143,147,156,160,166,187],"need":[12],"for":[13,73,129,199],"high-bandwidth":[14],"memory":[15,71],"(HBM),":[16],"which":[17],"involves":[18],"high-volume":[19],"data":[20],"transfers.":[21],"high":[23],"cell":[24],"capacity":[25],"HBM":[27,53],"results":[28,184],"in":[29,46,64,112],"extended":[30],"test":[31,42,175],"and":[32,58,108,124,195],"repair":[33,59,78,161,181,197],"times,":[34],"leading":[35],"to":[36,56,76,87,139],"manufacturing":[38],"costs.":[39],"To":[40,96],"reduce":[41,77],"time,":[43],"a":[44,100,117],"built-":[45],"self-repair":[47],"(BISR)":[48],"circuit,":[49],"integrated":[50],"into":[51],"base":[54],"die":[55],"detect":[57],"faults,":[60],"tests":[61],"multiple":[62],"banks":[63,128],"parallel.":[65],"Conventional":[66],"BISR":[67,102,189],"approaches":[68],"adopt":[69],"content-addressable":[70],"(CAM)":[72],"fault":[74,106,130,145,172],"classification":[75,107],"time.":[79,182],"However,":[80],"dedicated":[81],"CAM":[82,119],"on":[83],"each":[84,140],"bank":[85,141],"leads":[86],"substantial":[88],"area":[89,123,153,193],"overhead":[90,194],"associated":[91],"with":[92,121],"its":[93],"comparison":[94],"logic.":[95],"address":[97],"these":[98],"issues,":[99],"novel":[101],"architecture":[103,149,158,190],"that":[104,186],"decouples":[105],"storage":[109],"is":[110],"proposed":[111,148,157,188],"this":[113],"article.":[114],"By":[115],"introducing":[116],"linked":[118],"design":[120],"low":[122,192],"sharing":[125],"it":[126],"across":[127],"classification,":[131],"while":[132],"small-area":[133],"first-in":[134],"first-out":[135],"(FIFO)":[136],"memories":[137],"allocated":[138],"store":[142],"classified":[144],"information,":[146],"substantially":[150],"reduces":[151],"overall":[152],"overhead.":[154],"Furthermore,":[155],"reorders":[159],"solution":[162],"search":[163],"sequence":[164],"toward":[165],"most":[167],"promising":[168],"candidates":[169],"by":[170],"swapping":[171],"entries":[173],"during":[174],"idle":[176],"periods,":[177],"thereby":[178],"significantly":[179],"reducing":[180],"Experimental":[183],"demonstrate":[185],"achieves":[191],"fast":[196],"time":[198],"high-density":[200],"HBM.":[201]},"counts_by_year":[],"updated_date":"2026-02-26T06:29:33.603293","created_date":"2025-12-29T00:00:00"}