{"id":"https://openalex.org/W7123661604","doi":"https://doi.org/10.1109/tvlsi.2025.3644687","title":"An Independently Programmable Multioutput SAR SC DC-DC Converter","display_name":"An Independently Programmable Multioutput SAR SC DC-DC Converter","publication_year":2026,"publication_date":"2026-01-13","ids":{"openalex":"https://openalex.org/W7123661604","doi":"https://doi.org/10.1109/tvlsi.2025.3644687"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3644687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3644687","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122937473","display_name":"Abhishek Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Pradhan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi (IIT Delhi), New Delhi, Delhi, India"],"raw_orcid":"https://orcid.org/0009-0009-1141-4202","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi (IIT Delhi), New Delhi, Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034290581","display_name":"Ankesh Jain","orcid":"https://orcid.org/0000-0003-4109-6312"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankesh Jain","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi (IIT Delhi), New Delhi, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-4109-6312","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi (IIT Delhi), New Delhi, Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03560798,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"748","last_page":"758"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5410000085830688,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5410000085830688,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.2892000079154968,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.06109999865293503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6333000063896179},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.6309999823570251},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5174000263214111},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.38449999690055847},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.38179999589920044},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.3686000108718872},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.3634999990463257},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.3183000087738037}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6333000063896179},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.6309999823570251},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5174000263214111},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42890000343322754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39579999446868896},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.38449999690055847},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.38179999589920044},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.3686000108718872},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.3634999990463257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3206000030040741},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.3183000087738037},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.3181999921798706},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3086000084877014},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.2935999929904938},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.28780001401901245},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.27399998903274536},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.2700999975204468},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.2685999870300293},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26750001311302185}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3644687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3644687","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1982392373","https://openalex.org/W1997266768","https://openalex.org/W2004906743","https://openalex.org/W2035298989","https://openalex.org/W2114830638","https://openalex.org/W2116667004","https://openalex.org/W2124137556","https://openalex.org/W2138911811","https://openalex.org/W2168775835","https://openalex.org/W2275017144","https://openalex.org/W2288825182","https://openalex.org/W2292820391","https://openalex.org/W2296476794","https://openalex.org/W2342666747","https://openalex.org/W2483945378","https://openalex.org/W2527198471","https://openalex.org/W2593193847","https://openalex.org/W2776658697","https://openalex.org/W2793566101","https://openalex.org/W2893267240","https://openalex.org/W2896300657","https://openalex.org/W2999281663","https://openalex.org/W3003651800","https://openalex.org/W3022529871","https://openalex.org/W3133654404","https://openalex.org/W3135461891","https://openalex.org/W3158342006","https://openalex.org/W4376851082","https://openalex.org/W4398226319"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"an":[3],"integrated":[4,67],"independently":[5,18],"programmable":[6,19],"multioutput":[7],"(MO)":[8],"successive":[9],"approximation":[10],"(SAR)":[11],"switched-capacitor":[12],"(SC)":[13],"DC-DC":[14,53],"converter":[15,54,122],"with":[16,59],"two":[17,107],"output":[20,64,78,108],"channels":[21,109],"ranging":[22],"outputs":[23],"between":[24],"0.4":[25],"V":[26],"and$V_{\\text":[27],"{BAT}}$with":[28],"resolution":[29],"of$V_{\\text":[30],"{BAT}}/{3^{N}}$where$V_{\\text":[31],"{BAT}}$is":[32],"the":[33,39,69,106],"input":[34,76],"voltage":[35,79,94],"and":[36,65,77,112,130],"N":[37],"is":[38,57,66,123],"number":[40],"of":[41,100,135,142],"SC":[42,52],"units":[43,84],"cascaded":[44,86],"in":[45,68,125],"SAR":[46],"structure.":[47],"A":[48],"modified":[49,82],"dual-output":[50],"(DO)":[51],"unit":[55],"cell":[56],"proposed":[58,121],"reduced":[60],"ripple":[61],"at":[62],"its":[63],"SAR-SC":[70],"structure":[71],"to":[72,90],"deliver":[73],"a":[74,92,132,138],"wide":[75],"range.":[80],"The":[81,96,120],"DO-SC":[83],"are":[85,110],"via":[87],"switch":[88],"boxes":[89],"yield":[91],"fine-grain":[93],"resolution.":[95],"1357":[97],"ordered":[98],"pairs":[99],"conversion":[101],"ratios":[102],"(CRs)":[103],"ensure":[104],"that":[105],"orthogonal":[111],"have":[113],"near-zero":[114],"crosstalk":[115],"under":[116],"varying":[117],"load":[118,140],"conditions.":[119],"fabricated":[124],"180":[126],"nm":[127],"CMOS":[128],"process":[129],"achieves":[131],"peak":[133],"efficiency":[134],"94%":[136],"across":[137],"combined":[139],"variation":[141],"10":[143],"to$800{\\,}\\mu":[144],"$A.":[145]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-01-14T00:00:00"}