{"id":"https://openalex.org/W7116836084","doi":"https://doi.org/10.1109/tvlsi.2025.3644141","title":"RRAM-Based Spectral-Domain Convolution Accelerator for Reliable and Energy-Efficient CNN Inference","display_name":"RRAM-Based Spectral-Domain Convolution Accelerator for Reliable and Energy-Efficient CNN Inference","publication_year":2025,"publication_date":"2025-12-23","ids":{"openalex":"https://openalex.org/W7116836084","doi":"https://doi.org/10.1109/tvlsi.2025.3644141"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3644141","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3644141","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2025.3644141","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Jianan Wen","orcid":"https://orcid.org/0009-0003-7733-8907"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jianan Wen","raw_affiliation_strings":["IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0009-0003-7733-8907","affiliations":[{"raw_affiliation_string":"IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004515696","display_name":"Andrea Baroni","orcid":"https://orcid.org/0000-0002-5205-0398"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andrea Baroni","raw_affiliation_strings":["IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0002-5205-0398","affiliations":[{"raw_affiliation_string":"IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066336061","display_name":"Christian Wenger","orcid":"https://orcid.org/0000-0003-3698-2635"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Wenger","raw_affiliation_strings":["IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0003-3698-2635","affiliations":[{"raw_affiliation_string":"IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0003-0267-0203","affiliations":[{"raw_affiliation_string":"IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I96578850"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5119347710","display_name":"Leticia Maria Bolzani P\u00f6hls","orcid":null},"institutions":[{"id":"https://openalex.org/I96578850","display_name":"Leibniz Institute for Neurobiology","ror":"https://ror.org/01zwmgk08","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I96578850"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Leticia Maria Bolzani P\u00f6hls","raw_affiliation_strings":["IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany"],"raw_orcid":"https://orcid.org/0000-0002-6043-1713","affiliations":[{"raw_affiliation_string":"IHP&#x2014;Leibniz-Institut f&#x00FC;r innovative Mikroelektronik, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I96578850"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I96578850"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54562967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"3","first_page":"809","last_page":"822"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8702999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.8702999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.11209999769926071,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.0034000000450760126,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.7204999923706055},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6956999897956848},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.637499988079071},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.553600013256073},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5360000133514404},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.49549999833106995},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.46219998598098755},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.3799999952316284},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.3774000108242035}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7390000224113464},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.7204999923706055},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6956999897956848},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.637499988079071},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.553600013256073},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5360000133514404},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.49549999833106995},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4893999993801117},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.46219998598098755},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.3799999952316284},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.3774000108242035},{"id":"https://openalex.org/C134066672","wikidata":"https://www.wikidata.org/wiki/Q1424639","display_name":"Payload (computing)","level":3,"score":0.37299999594688416},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.36550000309944153},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.35910001397132874},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33469998836517334},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.3255999982357025},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.31679999828338623},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2879999876022339},{"id":"https://openalex.org/C157899210","wikidata":"https://www.wikidata.org/wiki/Q1395022","display_name":"Convolutional code","level":3,"score":0.28299999237060547},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.28029999136924744},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.27309998869895935},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.2680000066757202},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.26510000228881836},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.257999986410141},{"id":"https://openalex.org/C134261354","wikidata":"https://www.wikidata.org/wiki/Q938438","display_name":"Statistical inference","level":2,"score":0.2556000053882599},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3644141","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3644141","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2025.3644141","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3644141","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.911279559135437}],"awards":[{"id":"https://openalex.org/G7479536475","display_name":null,"funder_award_id":"86004028","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"}],"funders":[{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0],"growing":[1],"computational":[2],"demands":[3],"of":[4,13,74,101],"convolutional":[5,33,152,192],"neural":[6],"networks":[7],"(CNNs)":[8],"have":[9],"motivated":[10],"the":[11,48,53,71,75,84,99,121,132,157,164,168,173,187],"use":[12],"spectral-domain":[14,32,117,191],"inference":[15,96],"as":[16],"an":[17],"alternative":[18],"to":[19,68,94,137],"costly":[20],"spatial-domain":[21,158],"convolutions.":[22],"In":[23],"this":[24],"work,":[25],"we":[26,105],"propose":[27],"a":[28,107,138,200],"resistive":[29],"RAM":[30],"(RRAM)-based":[31],"layer":[34,153,193],"that":[35,111,131,194],"exploits":[36],"in-memory":[37],"computing":[38],"(IMC)":[39],"for":[40,196,203],"low":[41],"energy":[42,72,124,148],"consumption":[43],"and":[44,52,77,116,126],"high":[45],"parallelism.":[46],"Both":[47],"2-D":[49],"Fourier":[50],"transform":[51,76],"elementwise":[54],"multiplications":[55],"are":[56,89],"directly":[57],"executed":[58],"on":[59,120,162],"RRAM":[60,86],"crossbar":[61],"arrays,":[62],"while":[63,179],"Hermitian":[64],"symmetry":[65],"is":[66],"leveraged":[67],"further":[69],"enhance":[70],"efficiency":[73,125,149],"subsequent":[78],"spectral":[79],"processing.":[80],"To":[81],"ensure":[82],"robustness,":[83],"measured":[85],"device":[87,102,197],"data":[88],"incorporated":[90],"into":[91],"system-level":[92],"simulations":[93],"evaluate":[95],"accuracy":[97,182],"under":[98],"impact":[100],"variability.":[103],"Furthermore,":[104],"introduce":[106],"layer-wise":[108,169],"mapping":[109,170],"framework":[110],"adaptively":[112],"selects":[113],"between":[114,123],"spatial-":[115],"execution":[118],"based":[119],"tradeoff":[122],"accuracy.":[127],"Simulation":[128],"results":[129],"show":[130],"proposed":[133,165],"design":[134],"achieves":[135],"up":[136],"<inline-formula":[139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[141],"<tex-math":[142],"notation=\"LaTeX\">$2.18\\times":[143],"$</tex-math>":[144],"</inline-formula>":[145],"improvement":[146],"in":[147],"across":[150],"various":[151],"configurations":[154],"compared":[155],"with":[156,167],"design.":[159],"For":[160],"VGG-8":[161],"CIFAR-100,":[163],"architecture":[166],"scheme":[171],"reduces":[172],"energy-delay":[174],"product":[175],"(EDP)":[176],"by":[177],"45%":[178],"incurring":[180],"negligible":[181],"loss.":[183],"This":[184],"work":[185],"presents":[186],"first":[188],"complete":[189],"RRAM-based":[190],"accounts":[195],"variability,":[198],"providing":[199],"promising":[201],"solution":[202],"edge":[204],"CNN":[205],"inference.":[206]},"counts_by_year":[],"updated_date":"2026-02-26T06:29:33.603293","created_date":"2025-12-23T00:00:00"}