{"id":"https://openalex.org/W7104706114","doi":"https://doi.org/10.1109/tvlsi.2025.3628329","title":"A Heterogeneous CIM Architecture With Splittable Nonvolatile Computing-in-SRAM Cell Pairs Enabling Efficient On-Chip Neural Network Inference","display_name":"A Heterogeneous CIM Architecture With Splittable Nonvolatile Computing-in-SRAM Cell Pairs Enabling Efficient On-Chip Neural Network Inference","publication_year":2025,"publication_date":"2025-11-11","ids":{"openalex":"https://openalex.org/W7104706114","doi":"https://doi.org/10.1109/tvlsi.2025.3628329"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3628329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3628329","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Dengfeng Wang","orcid":"https://orcid.org/0009-0009-4654-1340"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengfeng Wang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0009-4654-1340","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Liukai Xu","orcid":"https://orcid.org/0009-0006-3357-765X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liukai Xu","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0006-3357-765X","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yiming Chen","orcid":"https://orcid.org/0000-0002-1408-5194"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiming Chen","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-1408-5194","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7753-644X","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Guanghui He","orcid":"https://orcid.org/0000-0002-0486-6421"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guanghui He","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-0486-6421","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xueqing Li","orcid":"https://orcid.org/0000-0002-8051-3345"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqing Li","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-8051-3345","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":null,"display_name":"Yanan Sun","orcid":"https://orcid.org/0000-0001-8281-9121"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanan Sun","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8281-9121","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35500207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"492","last_page":"505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.539900004863739,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.539900004863739,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.26489999890327454,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.07750000059604645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7091000080108643},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5665000081062317},{"id":"https://openalex.org/keywords/bitwise-operation","display_name":"Bitwise operation","score":0.4896000027656555},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.44929999113082886},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44029998779296875},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.39340001344680786},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.39079999923706055},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3727000057697296},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.36640000343322754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7630000114440918},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7091000080108643},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5665000081062317},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5260999798774719},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.4896000027656555},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.44929999113082886},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44029998779296875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.439300000667572},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.39340001344680786},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.39079999923706055},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3727000057697296},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.36640000343322754},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.36079999804496765},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.35030001401901245},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.3255000114440918},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.31200000643730164},{"id":"https://openalex.org/C158207573","wikidata":"https://www.wikidata.org/wiki/Q5747224","display_name":"Heterogeneous network","level":4,"score":0.3066999912261963},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.29829999804496765},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.28790000081062317},{"id":"https://openalex.org/C24885549","wikidata":"https://www.wikidata.org/wiki/Q339678","display_name":"Distributed data store","level":2,"score":0.2867000102996826},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.28540000319480896},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.28209999203681946},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2809000015258789},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.26829999685287476},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.25999999046325684},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.25769999623298645}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3628329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3628329","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3287007235","display_name":null,"funder_award_id":"24JD1400300","funder_id":"https://openalex.org/F4320330207","funder_display_name":"Shanghai Aerospace Science and Technology Innovation Foundation"},{"id":"https://openalex.org/G3515102117","display_name":null,"funder_award_id":"92573106","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G456948762","display_name":null,"funder_award_id":"62174110","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320330207","display_name":"Shanghai Aerospace Science and Technology Innovation Foundation","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W2010202670","https://openalex.org/W2162279286","https://openalex.org/W2340265561","https://openalex.org/W2605347906","https://openalex.org/W2786143922","https://openalex.org/W2913347945","https://openalex.org/W3119537022","https://openalex.org/W3204021316","https://openalex.org/W4226111665","https://openalex.org/W4288068957","https://openalex.org/W4292826036","https://openalex.org/W4313887270","https://openalex.org/W4320713062","https://openalex.org/W4360606474","https://openalex.org/W4376464659","https://openalex.org/W4385210818","https://openalex.org/W4386980061","https://openalex.org/W4387717663","https://openalex.org/W4388109028","https://openalex.org/W4389162410","https://openalex.org/W4390017976","https://openalex.org/W4392028216","https://openalex.org/W4392746404","https://openalex.org/W4392775632","https://openalex.org/W4394909859","https://openalex.org/W4401247357","https://openalex.org/W4403209799","https://openalex.org/W4404133532","https://openalex.org/W4404317261","https://openalex.org/W4405022150","https://openalex.org/W4407949146","https://openalex.org/W4408245641","https://openalex.org/W4408563999","https://openalex.org/W4409486619","https://openalex.org/W4411405318"],"related_works":[],"abstract_inverted_index":{"Heterogeneous":[0],"computing-in-memory":[1],"(CIM)":[2],"offers":[3],"a":[4,68,169],"promising":[5],"solution":[6],"for":[7],"efficient":[8],"neural":[9],"network":[10],"(NN)":[11],"accelerations":[12],"by":[13,183],"leveraging":[14],"the":[15,23,158,185,228],"characteristics":[16],"of":[17,20,35,88],"different":[18,33],"types":[19,34],"memories.":[21],"However,":[22],"previous":[24,207,223,273],"heterogeneous":[25,70,208,274],"CIM":[26,71,209,275],"either":[27],"requires":[28],"additional":[29],"data":[30],"transfer":[31],"between":[32,59],"isolated":[36],"memories":[37,51],"or":[38,47,130,280],"solely":[39],"relies":[40],"on":[41,277],"in":[42,113],"situ":[43,114],"embedded":[44,115],"single-level":[45],"(SL)":[46],"three-level":[48],"(TL)":[49],"nonvolatile":[50,98],"(NVMs),":[52],"making":[53],"it":[54],"difficult":[55],"to":[56,83,93,133,156,178,194,216,233],"trade":[57],"off":[58],"storage":[60,76,135,203],"density":[61,77,136,204],"and":[62,78,117,137,148,213,241,260],"robustness":[63,80],"benefits.":[64],"In":[65,167],"this":[66],"article,":[67],"new":[69],"architecture":[72],"(NVS-SPT)":[73],"with":[74,111,146,163,206,210,222,252,272],"enhanced":[75,218,249],"inference":[79],"is":[81,109,154,176],"proposed":[82,110,155,190,229],"enable":[84,179],"full":[85],"on-chip":[86],"acceleration":[87],"practical-scale":[89],"NNs":[90],"while":[91],"scalable":[92],"larger":[94],"models.":[95],"A":[96,140],"splittable":[97],"computing-in-static":[99],"random":[100,120],"access":[101,121],"memory":[102,122],"(SRAM)":[103],"cell":[104],"pairs":[105],"(nvS<sup":[106],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[107,196,235,243,254,262],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>RAM-CIM)":[108],"hybrid":[112],"SL":[116],"TL":[118],"resistive":[119],"(ReRAM)":[123],"groups,":[124],"allowing":[125],"flexible":[126],"configuration":[127],"as":[128],"split":[129],"linked":[131],"state":[132],"enhance":[134],"restore":[138],"yield.":[139],"layerwise":[141],"hybrid-coding":[142,171],"search":[143],"(LHCS)":[144],"algorithm":[145],"bitwise":[147],"tritwise":[149],"data-aware":[150],"mapping":[151],"(BTM)":[152],"method":[153],"determine":[157],"optimal":[159],"weight":[160],"coding":[161],"patterns":[162],"high":[164,180],"array":[165],"utilizations.":[166],"addition,":[168],"merged":[170],"block":[172],"(MHCB)":[173],"generation":[174],"scheme":[175],"employed":[177],"computing":[181,187,269],"parallelism":[182],"merging":[184],"dense":[186],"patterns.":[188],"The":[189],"NVS-SPT":[191,230],"demonstrates":[192],"up":[193,215,232],"<inline-formula":[195,234,242,253,261],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[197,236,244,255,263],"<tex-math":[198,237,245,256,264],"notation=\"LaTeX\">$4.2\\times":[199],"$</tex-math>":[200,239,247,258,266],"</inline-formula>":[201,240,248,259,267],"higher":[202,268],"compared":[205,221,271],"pure":[211,278],"SL-ReRAMs":[212],"achieves":[214],"44.7%":[217],"NN":[219],"accuracy,":[220],"unified":[224],"ternary":[225],"coding.":[226],"Furthermore,":[227],"exhibits":[231],"notation=\"LaTeX\">$1.72\\times":[238],"notation=\"LaTeX\">$1.44\\times":[246],"energy":[250],"efficiency":[251],"notation=\"LaTeX\">$3.10\\times":[257],"notation=\"LaTeX\">$1.42\\times":[265],"density,":[270],"based":[276],"SL-":[279],"TL-ReRAMs,":[281],"respectively.":[282]},"counts_by_year":[],"updated_date":"2026-07-20T07:56:41.581041","created_date":"2025-11-11T00:00:00"}