{"id":"https://openalex.org/W4415971133","doi":"https://doi.org/10.1109/tvlsi.2025.3628118","title":"EVMx: An FPGA-Based Accelerator for Smart Contract Processing","display_name":"EVMx: An FPGA-Based Accelerator for Smart Contract Processing","publication_year":2025,"publication_date":"2025-11-06","ids":{"openalex":"https://openalex.org/W4415971133","doi":"https://doi.org/10.1109/tvlsi.2025.3628118"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3628118","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3628118","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2025.3628118","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083900243","display_name":"Joel Poncha Lemayian","orcid":"https://orcid.org/0000-0002-9438-947X"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Joel Poncha Lemayian","raw_affiliation_strings":["Department of Electrical Engineering, École de technologie supérieure (ÉTS), Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-9438-947X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, École de technologie supérieure (ÉTS), Montreal, QC, Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004763968","display_name":"Ghyslain Gagnon","orcid":"https://orcid.org/0000-0001-9484-7218"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ghyslain Gagnon","raw_affiliation_strings":["Department of Electrical Engineering, École de technologie supérieure (ÉTS), Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0001-9484-7218","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, École de technologie supérieure (ÉTS), Montreal, QC, Canada","institution_ids":["https://openalex.org/I9736820"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025108369","display_name":"Kaiwen Zhang","orcid":"https://orcid.org/0000-0002-5599-0190"},"institutions":[{"id":"https://openalex.org/I108192572","display_name":"HEC Montr\u00e9al","ror":"https://ror.org/05ww3wq27","country_code":"CA","type":"education","lineage":["https://openalex.org/I108192572"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kaiwen Zhang","raw_affiliation_strings":["Department of Software Engineering and IT, ÉTS, Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0002-5599-0190","affiliations":[{"raw_affiliation_string":"Department of Software Engineering and IT, ÉTS, Montreal, QC, Canada","institution_ids":["https://openalex.org/I108192572"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039252781","display_name":"Pascal Giard","orcid":"https://orcid.org/0000-0001-9105-321X"},"institutions":[{"id":"https://openalex.org/I9736820","display_name":"\u00c9cole de Technologie Sup\u00e9rieure","ror":"https://ror.org/0020snb74","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I9736820"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pascal Giard","raw_affiliation_strings":["Department of Electrical Engineering, École de technologie supérieure (ÉTS), Montreal, QC, Canada"],"raw_orcid":"https://orcid.org/0000-0001-9105-321X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, École de technologie supérieure (ÉTS), Montreal, QC, Canada","institution_ids":["https://openalex.org/I9736820"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42949439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"554","last_page":"567"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10270","display_name":"Blockchain Technology Applications and Security","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10270","display_name":"Blockchain Technology Applications and Security","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10917","display_name":"Smart Grid Security and Resilience","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.0026000000070780516,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6868000030517578},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4749999940395355},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4478999972343445},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4059000015258789},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.37619999051094055},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.3440000116825104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32899999618530273},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.3156999945640564}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7717999815940857},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6868000030517578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6603999733924866},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4749999940395355},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4478999972343445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43880000710487366},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4059000015258789},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.37619999051094055},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.350600004196167},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.3440000116825104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32899999618530273},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.3156999945640564},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.31450000405311584},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30730000138282776},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.3059000074863434},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.29989999532699585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2939999997615814},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2870999872684479},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2800000011920929},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.273499995470047},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.26969999074935913},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.2685000002384186},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.257999986410141},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.2572999894618988},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.25529998540878296}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2025.3628118","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3628118","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:espace2.etsmtl.ca:33034","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306402392","display_name":"Espace \u00c9TS (ETS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1341030882","host_organization_name":"Educational Testing Service","host_organization_lineage":["https://openalex.org/I1341030882"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Non \u00e9valu\u00e9 par les pairs"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2025.3628118","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3628118","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3252891918","display_name":null,"funder_award_id":"ALLRP-588315","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Ethereum":[0,15,21,134],"leverages":[1],"smart":[2],"contracts":[3],"(SCs)":[4],"to":[5,64,111,123,153,156,169],"power":[6],"decentralized":[7],"applications":[8],"(dApps),":[9],"with":[10,136],"execution":[11,76,115,141,173],"handled":[12],"by":[13,46,69,92],"the":[14,35,38,41,47,59,67,93,98,160,165,176],"virtual":[16],"machine":[17],"(EVM)":[18],"within":[19],"an":[20],"client.":[22],"Other":[23],"blockchain":[24],"platforms,":[25],"including":[26],"Avalanche,":[27],"Polkadot,":[28],"Aurora,":[29],"and":[30,100,145,151,174],"Cardano,":[31],"have":[32],"also":[33],"adopted":[34],"EVM.":[36],"However,":[37],"performance":[39,177],"of":[40,49,104,167,178],"EVM":[42],"is":[43],"often":[44],"constrained":[45],"limitations":[48],"general-purpose":[50],"processors,":[51],"a":[52,72,80,88,109,137],"challenge":[53],"that":[54],"has":[55],"been":[56],"explored":[57],"in":[58,114,140,159],"literature.":[60,161],"This":[61],"work":[62],"aims":[63],"further":[65],"address":[66],"limitation":[68],"proposing":[70],"EVMx,":[71],"dedicated":[73],"single-core":[74],"SC":[75,172],"engine":[77],"implemented":[78],"on":[79],"field":[81],"programmable":[82],"gate":[83],"array":[84],"(FPGA).":[85],"EVMx":[86,107,131,168],"follows":[87],"processor-like":[89],"architecture":[90],"inspired":[91],"RISC":[94],"philosophy.":[95],"By":[96],"exploiting":[97],"parallelism":[99],"high-speed":[101],"processing":[102,126],"capabilities":[103],"FPGA":[105,149],"hardware,":[106],"achieves":[108],"61%":[110],"99%":[112,154],"reduction":[113,139],"time":[116,142],"for":[117],"commonly":[118],"used":[119],"operation":[120],"codes":[121],"compared":[122,155],"traditional":[124],"central":[125],"unit":[127],"(CPU)-based":[128],"environments.":[129],"Furthermore,":[130],"executes":[132],"entire":[133],"blocks":[135],"percentage":[138],"between":[143],"6%":[144],"56%":[146],"against":[147],"comparable":[148],"implementations":[150],"98%":[152],"CPU-based":[157],"EVMs":[158],"These":[162],"results":[163],"demonstrate":[164],"potential":[166],"significantly":[170],"accelerate":[171],"enhance":[175],"EVM-compatible":[179],"blockchains.":[180]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-06T00:00:00"}