{"id":"https://openalex.org/W4416010363","doi":"https://doi.org/10.1109/tvlsi.2025.3625787","title":"60-Gb/s 1:4 Demultiplexer in 22-nm FD-SOI Technology Using TSPC Logic: A Circuit-to-System-Level Analysis and Design","display_name":"60-Gb/s 1:4 Demultiplexer in 22-nm FD-SOI Technology Using TSPC Logic: A Circuit-to-System-Level Analysis and Design","publication_year":2025,"publication_date":"2025-11-07","ids":{"openalex":"https://openalex.org/W4416010363","doi":"https://doi.org/10.1109/tvlsi.2025.3625787"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3625787","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3625787","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2025.3625787","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093251696","display_name":"Babak Sadiye","orcid":"https://orcid.org/0009-0009-6765-9110"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Babak Sadiye","raw_affiliation_strings":["Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066179246","display_name":"Mohammed Iftekhar","orcid":"https://orcid.org/0009-0000-4562-3293"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammed Iftekhar","raw_affiliation_strings":["Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113726805","display_name":"William A. Mueller","orcid":"https://orcid.org/0009-0003-6354-7222"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Mueller","raw_affiliation_strings":["Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042898125","display_name":"J. Christoph Scheytt","orcid":"https://orcid.org/0000-0002-5950-6618"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Christoph Scheytt","raw_affiliation_strings":["Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Heinz Nixdorf Institute, Paderborn University, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5093251696"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35304816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"366","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.7336999773979187,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.7336999773979187,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2296999990940094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.006500000134110451,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/demultiplexer","display_name":"Demultiplexer","score":0.8296999931335449},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.704800009727478},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5374000072479248},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5133000016212463},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49549999833106995},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.47920000553131104},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.47040000557899475},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.46619999408721924},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42489999532699585}],"concepts":[{"id":"https://openalex.org/C74819829","wikidata":"https://www.wikidata.org/wiki/Q5256428","display_name":"Demultiplexer","level":4,"score":0.8296999931335449},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.7146000266075134},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.704800009727478},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5374000072479248},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5133000016212463},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49549999833106995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4876999855041504},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.47920000553131104},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.47040000557899475},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.46619999408721924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4375999867916107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4262999892234802},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42489999532699585},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.35429999232292175},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3278000056743622},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.28839999437332153},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2858999967575073},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.28119999170303345},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.27459999918937683},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.27390000224113464},{"id":"https://openalex.org/C2777042010","wikidata":"https://www.wikidata.org/wiki/Q324963","display_name":"Power inverter","level":4,"score":0.26980000734329224},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.26669999957084656},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2632000148296356},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.26269999146461487}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3625787","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3625787","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2025.3625787","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3625787","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1995665089","https://openalex.org/W2007905475","https://openalex.org/W2035413928","https://openalex.org/W2048815042","https://openalex.org/W2071693325","https://openalex.org/W2078211411","https://openalex.org/W2089980566","https://openalex.org/W2100485785","https://openalex.org/W2114601314","https://openalex.org/W2119616711","https://openalex.org/W2124222653","https://openalex.org/W2131061470","https://openalex.org/W2131583913","https://openalex.org/W2138134203","https://openalex.org/W2138194622","https://openalex.org/W2150306869","https://openalex.org/W2497599918","https://openalex.org/W2553734363","https://openalex.org/W2566986399","https://openalex.org/W2585039363","https://openalex.org/W2601028978","https://openalex.org/W2741028034","https://openalex.org/W2885034942","https://openalex.org/W2943599228","https://openalex.org/W2944635866","https://openalex.org/W2949207837","https://openalex.org/W3002146097","https://openalex.org/W3092264955","https://openalex.org/W3129746821","https://openalex.org/W3210865030","https://openalex.org/W4287887141","https://openalex.org/W4385656577","https://openalex.org/W4388623857","https://openalex.org/W4400276058","https://openalex.org/W4401328687","https://openalex.org/W4403677023"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,56,69,83,94,147],"1:4":[4],"single-ended":[5],"binary-tree":[6],"demultiplexer.":[7],"The":[8,27,40,79,106,132],"entire":[9],"design,":[10],"including":[11],"true":[12],"single-phase":[13],"clock":[14],"(TSPC)":[15],"flip-flops,":[16],"latches,":[17],"and":[18,37,45,53,121,136],"frequency":[19],"divider,":[20],"is":[21,72,110,122,134],"composed":[22],"of":[23,29,48,58,86,96,117,127,150],"gated":[24],"inverter":[25],"blocks.":[26],"causes":[28],"voltage":[30],"dip":[31],"formation":[32],"in":[33,138],"flip-flops":[34],"are":[35,51],"analyzed":[36],"effectively":[38],"eliminated.":[39],"setup":[41],"time,":[42,44],"hold":[43],"delay":[46],"criteria":[47],"individual":[49],"components":[50],"investigated":[52],"optimized":[54],"over":[55],"variety":[57],"back-gate":[59],"bias":[60],"schemes":[61],"as":[62,64],"well":[63],"different":[65],"supply":[66,98],"voltages.":[67],"Finally,":[68],"timing":[70],"constraint":[71],"derived":[73],"for":[74],"the":[75,114,118,125,128],"top-level":[76],"demultiplexer":[77,80],"architecture.":[78],"operates":[81],"across":[82],"wide":[84],"range":[85],"inputs":[87],"from":[88,101],"1.6":[89],"to":[90,103,113],"60":[91],"Gb/s":[92],"providing":[93],"selection":[95],"potential":[97],"voltages":[99],"ranging":[100],"0.6":[102],"1.2":[104],"V.":[105],"chip\u2019s":[107],"power":[108,116],"dissipation":[109],"mainly":[111],"due":[112],"dynamic":[115],"switching":[119],"inverters":[120],"self-adjustable":[123],"on":[124],"basis":[126],"input":[129],"data":[130],"rate.":[131],"circuit":[133],"designed":[135],"fabricated":[137],"22-nm":[139],"fully":[140],"depleted":[141],"silicon-on-insulator":[142],"(FD-SOI)":[143],"CMOS":[144],"technology":[145],"with":[146],"chip":[148],"area":[149],"0.033mm<sup":[151],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[152],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[153]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-07T00:00:00"}