{"id":"https://openalex.org/W7104758740","doi":"https://doi.org/10.1109/tvlsi.2025.3624832","title":"Continuous Matrix Transposition for a Subclass of Matrices Using Minimal Memory","display_name":"Continuous Matrix Transposition for a Subclass of Matrices Using Minimal Memory","publication_year":2025,"publication_date":"2025-11-11","ids":{"openalex":"https://openalex.org/W7104758740","doi":"https://doi.org/10.1109/tvlsi.2025.3624832"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3624832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3624832","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Martin Grymel","orcid":"https://orcid.org/0000-0001-8288-1902"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Martin Grymel","raw_affiliation_strings":["Intel Deutschland GmbH, Feldkirchen, Germany"],"raw_orcid":"https://orcid.org/0000-0001-8288-1902","affiliations":[{"raw_affiliation_string":"Intel Deutschland GmbH, Feldkirchen, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":null,"display_name":"Martin Power","orcid":"https://orcid.org/0000-0001-8073-4511"},"institutions":[{"id":"https://openalex.org/I131781684","display_name":"Intel (Ireland)","ror":"https://ror.org/02r5scg33","country_code":"IE","type":"company","lineage":["https://openalex.org/I131781684","https://openalex.org/I1343180700"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Martin Power","raw_affiliation_strings":["Intel Research and Development Ireland Ltd., Leixlip, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-8073-4511","affiliations":[{"raw_affiliation_string":"Intel Research and Development Ireland Ltd., Leixlip, Ireland","institution_ids":["https://openalex.org/I131781684"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210094487"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.58838046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"530","last_page":"541"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.23019999265670776,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.23019999265670776,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.22540000081062317,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.11029999703168869,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transposition","display_name":"Transposition (logic)","score":0.6692000031471252},{"id":"https://openalex.org/keywords/transpose","display_name":"Transpose","score":0.569599986076355},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.5435000061988831},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5307999849319458},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.4950999915599823},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.46369999647140503},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4325999915599823},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36800000071525574},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.3580999970436096},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.3425999879837036}],"concepts":[{"id":"https://openalex.org/C12455157","wikidata":"https://www.wikidata.org/wiki/Q7835331","display_name":"Transposition (logic)","level":2,"score":0.6692000031471252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5982999801635742},{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.569599986076355},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.5435000061988831},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5307999849319458},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5130000114440918},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.4950999915599823},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.46369999647140503},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4375999867916107},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4325999915599823},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36800000071525574},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36480000615119934},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.3580999970436096},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.3425999879837036},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.34209999442100525},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3409999907016754},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.3409000039100647},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.32910001277923584},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.31709998846054077},{"id":"https://openalex.org/C2776194381","wikidata":"https://www.wikidata.org/wiki/Q3965271","display_name":"Subclass","level":3,"score":0.3156999945640564},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2994000017642975},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2987000048160553},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2985000014305115},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.2978000044822693},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.2937000095844269},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.27309998869895935},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.2685000002384186},{"id":"https://openalex.org/C42747912","wikidata":"https://www.wikidata.org/wiki/Q1048447","display_name":"Multiplicative function","level":2,"score":0.26589998602867126},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.26350000500679016},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2630000114440918},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.25609999895095825},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.2549000084400177},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.25429999828338623}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3624832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3624832","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49219077825546265,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1994493549","https://openalex.org/W2024381286","https://openalex.org/W2032142864","https://openalex.org/W2049809143","https://openalex.org/W2079139030","https://openalex.org/W2080054719","https://openalex.org/W2119199807","https://openalex.org/W2134419539","https://openalex.org/W2157231204","https://openalex.org/W2158622216","https://openalex.org/W2167036627","https://openalex.org/W2296333624","https://openalex.org/W2551063852","https://openalex.org/W2903591263","https://openalex.org/W2911727496","https://openalex.org/W2912581040","https://openalex.org/W2958922654","https://openalex.org/W3021614955","https://openalex.org/W3039306798","https://openalex.org/W3096596051","https://openalex.org/W3114673045","https://openalex.org/W4206399727","https://openalex.org/W4206956903","https://openalex.org/W4313126199","https://openalex.org/W4385452917","https://openalex.org/W4386174528","https://openalex.org/W4386918895","https://openalex.org/W4394711746"],"related_works":[],"abstract_inverted_index":{"Transposing":[0],"matrices":[1,26],"is":[2,32,53,69,77,96,100],"essential":[3],"in":[4,27,86],"various":[5],"fields,":[6],"including":[7],"signal":[8],"processing":[9,19],"and":[10,55,74,115,121,139,211],"machine":[11],"learning,":[12],"making":[13,189],"efficient":[14,103],"hardware":[15],"implementations":[16],"for":[17,48,109,128,141,163,195],"real-time":[18],"highly":[20],"desirable.":[21],"The":[22,118],"transposition":[23,104],"of":[24,46,64,72,146,170,177,183,209],"general":[25],"a":[28,70,167,212],"stream":[29],"using":[30,132],"memory":[31,50,95,168],"mathematically":[33],"formalized.":[34],"A":[35],"novel":[36],"algorithm":[37,88],"has":[38,80],"been":[39,81,126],"developed":[40],"to":[41,57,148,172,185,218],"compute":[42],"the":[43,49,62,75,84,133,157,160,164,175,178,190],"necessary":[44],"sequence":[45],"addresses":[47],"whose":[51],"depth":[52],"parametrizable":[54],"reducible":[56],"its":[58],"theoretical":[59],"minimum.":[60],"For":[61,156],"subclass":[63],"matrices,":[65,111],"where":[66],"one":[67],"dimension":[68],"power":[71,214],"two":[73],"other":[76],"two,":[78],"it":[79,99],"determined":[82],"that":[83],"recursions":[85],"this":[87],"exhibit":[89],"logarithmic":[90],"time":[91],"complexity":[92],"when":[93],"minimal":[94,113],"used.":[97],"Subsequently,":[98],"shown":[101],"how":[102],"circuits":[105],"can":[106],"be":[107],"built":[108],"these":[110],"achieving":[112],"latency":[114],"full":[116],"throughput.":[117],"proposed":[119,165],"solution":[120],"recently":[122],"published":[123],"designs":[124],"have":[125],"simulated":[127],"an":[129,205],"ASIC":[130],"implementation":[131],"45-nm":[134],"NanGate":[135],"Open":[136],"Cell":[137],"Library":[138],"compared":[140],"all":[142],"suitable":[143],"matrix":[144],"dimensions":[145],"up":[147,171,184,217],"<inline-formula":[149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[151],"<tex-math":[152],"notation=\"LaTeX\">$2\\times":[153],"512$</tex-math>":[154],"</inline-formula>.":[155],"considered":[158],"configurations,":[159],"results":[161],"indicate":[162],"approach":[166],"saving":[169],"33.3%":[173],"over":[174],"state":[176],"art.":[179],"Overall":[180],"area":[181],"savings":[182],"24.9%":[186],"were":[187],"achieved,":[188],"new":[191],"scheme":[192],"very":[193],"favorable":[194],"deployments":[196],"with":[197,204],"restricted":[198],"area.":[199],"Further":[200],"advantages":[201],"are":[202],"seen":[203],"average":[206],"frequency":[207],"increase":[208],"13.7%":[210],"lowered":[213],"consumption":[215],"by":[216],"29.6%.":[219]},"counts_by_year":[],"updated_date":"2026-01-26T23:06:41.788003","created_date":"2025-11-11T00:00:00"}