{"id":"https://openalex.org/W4415747884","doi":"https://doi.org/10.1109/tvlsi.2025.3624325","title":"ASTRA: Automated Insertion of Distributed Entropy Sources for Robust Authentication","display_name":"ASTRA: Automated Insertion of Distributed Entropy Sources for Robust Authentication","publication_year":2025,"publication_date":"2025-10-31","ids":{"openalex":"https://openalex.org/W4415747884","doi":"https://doi.org/10.1109/tvlsi.2025.3624325"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3624325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3624325","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102756786","display_name":"Atri Chatterjee","orcid":"https://orcid.org/0000-0002-3146-8496"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Atri Chatterjee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-3146-8496","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034473881","display_name":"Habibur Rahaman","orcid":"https://orcid.org/0000-0002-5483-2430"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Habibur Rahaman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0001-6082-6961","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30533808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"634","last_page":"647"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5845999717712402},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.48500001430511475},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44130000472068787},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43160000443458557},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42820000648498535},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.41690000891685486},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.3935000002384186},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3804999887943268},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.37950000166893005},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.36959999799728394}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6887999773025513},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5845999717712402},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.48500001430511475},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44130000472068787},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44130000472068787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43720000982284546},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43160000443458557},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42820000648498535},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.41690000891685486},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3935000002384186},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3804999887943268},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.37950000166893005},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.36959999799728394},{"id":"https://openalex.org/C33762810","wikidata":"https://www.wikidata.org/wiki/Q461671","display_name":"Data integrity","level":2,"score":0.34470000863075256},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34439998865127563},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.33559998869895935},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.33320000767707825},{"id":"https://openalex.org/C118463975","wikidata":"https://www.wikidata.org/wiki/Q220849","display_name":"Digital signature","level":3,"score":0.3305000066757202},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.32710000872612},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.32359999418258667},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3192000091075897},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.31709998846054077},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.31299999356269836},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.31209999322891235},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.30709999799728394},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29910001158714294},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.2930000126361847},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29109999537467957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2906000018119812},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2842000126838684},{"id":"https://openalex.org/C148417208","wikidata":"https://www.wikidata.org/wiki/Q4825882","display_name":"Authentication (law)","level":2,"score":0.28349998593330383},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2822999954223633},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.271699994802475},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C15927051","wikidata":"https://www.wikidata.org/wiki/Q246593","display_name":"Cryptographic primitive","level":4,"score":0.25459998846054077},{"id":"https://openalex.org/C60448319","wikidata":"https://www.wikidata.org/wiki/Q154021","display_name":"Block cipher mode of operation","level":2,"score":0.2538999915122986},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.25220000743865967}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3624325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3624325","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W22810531","https://openalex.org/W42037993","https://openalex.org/W1922829621","https://openalex.org/W1995871244","https://openalex.org/W2012561239","https://openalex.org/W2044389004","https://openalex.org/W2088455835","https://openalex.org/W2110062156","https://openalex.org/W2114337476","https://openalex.org/W2123841788","https://openalex.org/W2149648080","https://openalex.org/W2153885989","https://openalex.org/W2165642710","https://openalex.org/W2169212403","https://openalex.org/W2530364902","https://openalex.org/W2887621255","https://openalex.org/W2941049640","https://openalex.org/W2975129227","https://openalex.org/W3045522495","https://openalex.org/W3194956492","https://openalex.org/W3196375111","https://openalex.org/W4207001703","https://openalex.org/W4230868847","https://openalex.org/W4237236484","https://openalex.org/W4318003256","https://openalex.org/W4362514758","https://openalex.org/W4388820669","https://openalex.org/W4408656242"],"related_works":[],"abstract_inverted_index":{"The":[0],"horizontal":[1],"business":[2],"model":[3],"of":[4,76,173],"modern":[5],"semiconductors\u2014where":[6],"design,":[7],"fabrication,":[8],"and":[9,45,57,64,109,131,149,159,170,176,184,200],"testing":[10],"are":[11,70,125,168],"handled":[12],"by":[13,119],"separate":[14],"entities":[15],"across":[16,139],"a":[17,77,107],"global":[18],"supply":[19],"chain\u2014exposes":[20],"integrated":[21],"circuits":[22,105],"(ICs)":[23],"to":[24,73],"various":[25],"security":[26,40],"threats":[27],"throughout":[28],"their":[29],"lifecycle.":[30],"Physical":[31],"unclonable":[32],"functions":[33],"(PUFs)":[34],"have":[35],"emerged":[36],"as":[37],"effective":[38],"hardware":[39,204],"primitives":[41,138],"for":[42,202],"device":[43],"identification":[44],"attestation.":[46],"However,":[47],"integrating":[48],"PUFs":[49,69,122],"into":[50,102],"existing":[51,156],"designs":[52],"is":[53],"often":[54],"manual,":[55],"labor-intensive,":[56],"incurs":[58],"high":[59,133],"overhead":[60],"in":[61,106],"area,":[62],"power,":[63],"design":[65,85],"time.":[66],"Moreover,":[67],"traditional":[68],"typically":[71],"localized":[72],"small":[74],"regions":[75],"chip,":[78],"limiting":[79],"entropy":[80,100],"extraction":[81],"from":[82],"the":[83,114,140,182],"full":[84],"surface.":[86],"To":[87],"address":[88],"these":[89],"limitations,":[90],"we":[91],"propose":[92],"ASTRA,":[93],"an":[94],"automated":[95],"framework":[96],"that":[97,190],"integrates":[98],"PUF-based":[99],"sources":[101],"digital":[103],"logic":[104,116,157,177],"distributed":[108],"timing-aware":[110],"fashion.":[111],"ASTRA":[112,142,164,191],"enhances":[113],"conventional":[115],"synthesis":[117],"flow":[118],"inserting":[120],"memory-in-logic":[121],"(MeLPUFs),":[123],"which":[124],"constructed":[126],"using":[127],"standard":[128],"cell":[129],"elements":[130,158],"offer":[132],"entropy.":[134],"By":[135],"distributing":[136],"MeLPUF":[137,162],"circuit,":[141],"maximizes":[143],"response":[144],"randomness":[145],"while":[146],"minimizing":[147],"area":[148],"power":[150],"overhead.":[151],"It":[152],"can":[153],"also":[154],"reuse":[155],"supports":[160],"multiple":[161],"templates.":[163],"ensures":[165],"timing":[166],"constraints":[167],"respected":[169],"enables":[171],"validation":[172],"both":[174],"functional":[175],"equivalence":[178],"checking":[179],"(LEC)":[180],"between":[181],"original":[183],"PUF-inserted":[185],"designs.":[186],"Experimental":[187],"results":[188],"show":[189],"achieves":[192],"near-ideal":[193],"PUF":[194],"quality":[195],"metrics,":[196],"demonstrating":[197],"its":[198],"effectiveness":[199],"scalability":[201],"secure":[203],"design.":[205]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-31T00:00:00"}