{"id":"https://openalex.org/W4415747883","doi":"https://doi.org/10.1109/tvlsi.2025.3619937","title":"A Parasitic and Mismatch Tolerant Fully Common-Centroided and Shielded Split-CDAC With Identical Unit Capacitors for SAR-ADC","display_name":"A Parasitic and Mismatch Tolerant Fully Common-Centroided and Shielded Split-CDAC With Identical Unit Capacitors for SAR-ADC","publication_year":2025,"publication_date":"2025-10-31","ids":{"openalex":"https://openalex.org/W4415747883","doi":"https://doi.org/10.1109/tvlsi.2025.3619937"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3619937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3619937","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014191562","display_name":"Jahyun Koo","orcid":"https://orcid.org/0000-0002-2951-9522"},"institutions":[{"id":"https://openalex.org/I28777354","display_name":"Sejong University","ror":"https://ror.org/00aft1q37","country_code":"KR","type":"education","lineage":["https://openalex.org/I28777354"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jahyun Koo","raw_affiliation_strings":["Department of Semiconductor Systems Engineering, Sejong University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-2951-9522","affiliations":[{"raw_affiliation_string":"Department of Semiconductor Systems Engineering, Sejong University, Seoul, South Korea","institution_ids":["https://openalex.org/I28777354"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Department of Electrical Engineering, POSTECH, Pohang, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-1814-6211","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, POSTECH, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038645932","display_name":"Luke Theogarajan","orcid":"https://orcid.org/0000-0002-0320-5023"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luke Theogarajan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0320-5023","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26366346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1","first_page":"144","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9023000001907349,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9023000001907349,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.031300000846385956,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.0142000000923872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.8866000175476074},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.7261000275611877},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6108999848365784},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5070000290870667},{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.5062999725341797},{"id":"https://openalex.org/keywords/shielded-cable","display_name":"Shielded cable","score":0.4970000088214874},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4853000044822693},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.44769999384880066}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.8866000175476074},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.7261000275611877},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6108999848365784},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5658000111579895},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5070000290870667},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.5062999725341797},{"id":"https://openalex.org/C77590175","wikidata":"https://www.wikidata.org/wiki/Q3506009","display_name":"Shielded cable","level":2,"score":0.4970000088214874},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4853000044822693},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.44769999384880066},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39430001378059387},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.39410001039505005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36340001225471497},{"id":"https://openalex.org/C157808515","wikidata":"https://www.wikidata.org/wiki/Q4781508","display_name":"Filter capacitor","level":4,"score":0.35499998927116394},{"id":"https://openalex.org/C71367568","wikidata":"https://www.wikidata.org/wiki/Q3363655","display_name":"Parasitic element","level":2,"score":0.3449000120162964},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.33820000290870667},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.31310001015663147},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30300000309944153},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.28290000557899475},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.2685000002384186},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.26440000534057617},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2542000114917755},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.2531000077724457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3619937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3619937","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1990158658","https://openalex.org/W1994123466","https://openalex.org/W2030300946","https://openalex.org/W2038370925","https://openalex.org/W2052276427","https://openalex.org/W2060709554","https://openalex.org/W2080674177","https://openalex.org/W2082979872","https://openalex.org/W2110148769","https://openalex.org/W2171146006","https://openalex.org/W2180753016","https://openalex.org/W2343728099","https://openalex.org/W2541311103","https://openalex.org/W2579217445","https://openalex.org/W2606983183","https://openalex.org/W2790291739","https://openalex.org/W2901134537","https://openalex.org/W2958690781","https://openalex.org/W2970685762","https://openalex.org/W3015935840","https://openalex.org/W3034711398","https://openalex.org/W3080633260","https://openalex.org/W3121033160","https://openalex.org/W3161548479","https://openalex.org/W4226432265","https://openalex.org/W4285208820","https://openalex.org/W4323338612","https://openalex.org/W4365420549","https://openalex.org/W4402159577"],"related_works":[],"abstract_inverted_index":{"Split":[0],"capacitor":[1,66,71,84,122,141],"digital-to-analog":[2],"converters":[3,26],"(split-CDACs)":[4],"are":[5],"a":[6,33,68,80,86,98,112,120,145,157],"promising":[7],"method":[8],"to":[9,97],"reduce":[10],"area":[11,38,127],"but":[12],"face":[13],"challenges":[14],"with":[15],"parasitic":[16,46,56,109,152],"sensitivity":[17,47,57,110,155],"in":[18,144],"high-resolution":[19],"settings":[20],"for":[21,36,40,53,182],"successive":[22],"approximation":[23],"register":[24],"analog-to-digital":[25],"(SAR":[27],"ADCs)":[28],"design.":[29],"This":[30],"article":[31],"introduces":[32],"split-CDAC":[34,78,114],"design":[35],"improving":[37],"efficiency":[39,128],"higher":[41],"bit":[42],"resolution":[43],"by":[44,115],"reducing":[45],"and":[48,67,85,123,138,153,178],"mismatch.":[49],"A":[50],"fundamental":[51],"reason":[52],"the":[54,60,64,73,130],"increased":[55],"stems":[58],"from":[59],"fractional":[61],"sizing":[62],"of":[63,166],"bridge":[65,83,121],"small":[69],"redundant":[70,90],"at":[72],"split":[74],"node.":[75],"The":[76,134,161],"proposed":[77,135],"uses":[79],"unit":[81,91,140],"capacitor-based":[82],"proportionally":[87],"scaled":[88],"large":[89,99],"capacitor,":[92],"which":[93],"minimizes":[94],"these":[95],"effects":[96],"extent":[100],"while":[101],"achieving":[102],"linearity.":[103],"It":[104],"achieves":[105,163],"six":[106],"times":[107,125],"better":[108,126],"than":[111,129,168],"conventional":[113,131],"using":[116,156],"six-unit":[117],"capacitors":[118],"as":[119],"12":[124],"binary-weighted":[132],"CDAC.":[133],"fully":[136],"common-centroided":[137],"shielded":[139],"array,":[142],"implemented":[143],"65":[146],"nm":[147],"CMOS":[148],"process,":[149],"effectively":[150],"reduces":[151],"mismatch":[154,176],"simple":[158],"layout":[159],"structure.":[160],"implementation":[162],"an":[164],"INL":[165],"less":[167],"1.2":[169],"LSB,":[170],"measured":[171],"across":[172,185],"21":[173],"chips,":[174],"without":[175],"calibration":[177],"opens":[179],"new":[180],"possibilities":[181],"high-precision":[183],"applications":[184],"diverse":[186],"domains.":[187]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-31T00:00:00"}