{"id":"https://openalex.org/W4415626602","doi":"https://doi.org/10.1109/tvlsi.2025.3619392","title":"A Highly Reliable RRAM-Based 12T2R NVSRAM Architecture With Dual-Layer ECC","display_name":"A Highly Reliable RRAM-Based 12T2R NVSRAM Architecture With Dual-Layer ECC","publication_year":2025,"publication_date":"2025-10-28","ids":{"openalex":"https://openalex.org/W4415626602","doi":"https://doi.org/10.1109/tvlsi.2025.3619392"},"language":null,"primary_location":{"id":"doi:10.1109/tvlsi.2025.3619392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3619392","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031616333","display_name":"Huimeng Guo","orcid":"https://orcid.org/0009-0009-1896-5752"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huimeng Guo","raw_affiliation_strings":["School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0009-1896-5752","affiliations":[{"raw_affiliation_string":"School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100680671","display_name":"Yujia Li","orcid":"https://orcid.org/0000-0001-8988-2254"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]},{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yujia Li","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100784542","display_name":"Yiqing Li","orcid":"https://orcid.org/0000-0001-7021-0992"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]},{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiqing Li","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China","School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"School of Electronic and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009420055","display_name":"Tianxing Ren","orcid":"https://orcid.org/0009-0004-6461-1692"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tingrui Ren","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0004-6461-1692","affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100712623","display_name":"Liang Wang","orcid":"https://orcid.org/0000-0002-0061-5502"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Wang","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-0061-5502","affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030647669","display_name":"Yuanfu Zhao","orcid":"https://orcid.org/0000-0002-6786-6293"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanfu Zhao","raw_affiliation_strings":["Beijing Microelectronics Technology Institute, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing Microelectronics Technology Institute, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25832781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1","first_page":"294","last_page":"306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9135000109672546,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9135000109672546,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.045099999755620956,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.0052999998442828655,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.7998999953269958},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.760200023651123},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.551800012588501},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.548799991607666},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5239999890327454},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5110999941825867},{"id":"https://openalex.org/keywords/data-loss","display_name":"Data loss","score":0.477400004863739},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43720000982284546},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42980000376701355},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.40700000524520874}],"concepts":[{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.7998999953269958},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.760200023651123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6572999954223633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5799999833106995},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.551800012588501},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.548799991607666},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5239999890327454},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5110999941825867},{"id":"https://openalex.org/C193519340","wikidata":"https://www.wikidata.org/wiki/Q891179","display_name":"Data loss","level":2,"score":0.477400004863739},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43720000982284546},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42980000376701355},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.40700000524520874},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4050999879837036},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4007999897003174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3968000113964081},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.384799987077713},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.36329999566078186},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.3538999855518341},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.35249999165534973},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.35109999775886536},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.3345000147819519},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.3190000057220459},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3160000145435333},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.30790001153945923},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.29910001158714294},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2985000014305115},{"id":"https://openalex.org/C33762810","wikidata":"https://www.wikidata.org/wiki/Q461671","display_name":"Data integrity","level":2,"score":0.29019999504089355},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.28600001335144043},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2825999855995178},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.27950000762939453},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.2766999900341034},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.2766000032424927},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.2671000063419342},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.263700008392334},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.26179999113082886}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3619392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3619392","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5362346584","display_name":null,"funder_award_id":"2022YFB4400401","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2018111008","https://openalex.org/W2021797032","https://openalex.org/W2030660537","https://openalex.org/W2031002470","https://openalex.org/W2033453286","https://openalex.org/W2078304630","https://openalex.org/W2745088476","https://openalex.org/W2772111147","https://openalex.org/W2943171545","https://openalex.org/W3008387290","https://openalex.org/W4206753915","https://openalex.org/W4292402709","https://openalex.org/W4313427628","https://openalex.org/W4320712812","https://openalex.org/W4320713092","https://openalex.org/W4365130636","https://openalex.org/W4385209678","https://openalex.org/W4387717663","https://openalex.org/W4391365659","https://openalex.org/W4394698423","https://openalex.org/W4399528234","https://openalex.org/W4403094377","https://openalex.org/W4403534554"],"related_works":[],"abstract_inverted_index":{"Static":[0],"random":[1,65],"access":[2,15,66],"memory":[3,53,67,99,189],"(SRAM)":[4],"plays":[5],"a":[6,58,105,114,182],"critical":[7],"role":[8],"in":[9,148],"chips":[10],"due":[11],"to":[12,28],"its":[13],"high-speed":[14,42],"capabilities,":[16],"but":[17],"it":[18],"suffers":[19],"from":[20],"data":[21,71,175],"loss":[22],"upon":[23],"power-down":[24],"and":[25,73,84,92,110,113,127,135,160,177],"is":[26],"susceptible":[27],"radiation-induced":[29],"faults.":[30],"Nonvolatile":[31],"SRAM":[32,45,86],"(NVSRAM)":[33],"has":[34],"attracted":[35],"substantial":[36],"research":[37],"attention":[38],"for":[39,185],"combining":[40],"the":[41,47,98,101,169],"operation":[43,82],"of":[44,51],"with":[46,172],"nonvolatile":[48,188],"storage":[49],"capabilities":[50],"emerging":[52],"technologies.":[54],"This":[55,121],"article":[56],"proposes":[57],"12T2R":[59],"NVSRAM":[60],"cell":[61],"based":[62],"on":[63,97],"resistive":[64],"(RRAM),":[68],"achieving":[69],"nanosecond-scale":[70],"backup":[72,91,176],"recovery.":[74],"The":[75],"novel":[76],"design":[77,170],"integrates":[78,104],"an":[79,85],"independent":[80],"RRAM":[81],"path":[83],"power-gating":[87],"switch,":[88],"ensuring":[89],"reliable":[90],"low-power":[93],"sleep":[94],"mode.":[95],"Building":[96],"array,":[100],"system":[102],"further":[103],"power":[106,154],"management":[107],"module,":[108],"control":[109],"driver":[111],"circuitry,":[112],"dual-layer":[115],"error":[116,162],"correction":[117],"code":[118],"(ECC)":[119],"strategy.":[120],"holistic":[122],"co-design":[123],"across":[124],"device,":[125],"circuit,":[126],"architecture":[128],"levels":[129],"delivers":[130],"enhanced":[131],"reliability,":[132],"energy":[133],"efficiency,":[134],"fault":[136],"tolerance.":[137],"Simulation":[138],"results":[139],"under":[140],"65":[141],"nm":[142],"CMOS":[143],"process":[144],"demonstrate":[145],"significant":[146],"improvements":[147],"key":[149],"performance":[150],"metrics,":[151],"including":[152],"speed,":[153],"consumption,":[155],"noise":[156],"margin,":[157],"store/restore":[158],"yield,":[159],"bit":[161],"rate":[163],"(BER).":[164],"All":[165],"functional":[166],"modules":[167],"meet":[168],"specifications,":[171],"markedly":[173],"improved":[174],"restoration":[178],"success":[179],"rates,":[180],"providing":[181],"promising":[183],"solution":[184],"next-generation":[186],"high-performance":[187],"(NVM)":[190],"systems.":[191]},"counts_by_year":[],"updated_date":"2025-12-30T23:08:21.542490","created_date":"2025-10-29T00:00:00"}