{"id":"https://openalex.org/W4414603096","doi":"https://doi.org/10.1109/tvlsi.2025.3612433","title":"Efficient and Predictable Context Switching for Mixed-Criticality and Real-Time Systems","display_name":"Efficient and Predictable Context Switching for Mixed-Criticality and Real-Time Systems","publication_year":2025,"publication_date":"2025-09-29","ids":{"openalex":"https://openalex.org/W4414603096","doi":"https://doi.org/10.1109/tvlsi.2025.3612433"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3612433","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3612433","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2025.3612433","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067548702","display_name":"Antti Nurmi","orcid":"https://orcid.org/0000-0003-3533-9832"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Antti Nurmi","raw_affiliation_strings":["SoC Hub Research Centre, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"SoC Hub Research Centre, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035543074","display_name":"Abdesattar Kalache","orcid":"https://orcid.org/0000-0002-5560-3250"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Abdesattar Kalache","raw_affiliation_strings":["SoC Hub Research Centre, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"SoC Hub Research Centre, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004289843","display_name":"Henri Lunnikivi","orcid":"https://orcid.org/0000-0003-4817-2939"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Henri Lunnikivi","raw_affiliation_strings":["SoC Hub Research Centre, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"SoC Hub Research Centre, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009216509","display_name":"Per Lindgren","orcid":"https://orcid.org/0000-0001-6440-8900"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Per Lindgren","raw_affiliation_strings":["SoC Hub Research Centre, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"SoC Hub Research Centre, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","raw_affiliation_strings":["SoC Hub Research Centre, Tampere University, Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"SoC Hub Research Centre, Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5067548702"],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":3.2287,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.93377786,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"33","issue":"11","first_page":"2907","last_page":"2915"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10080","display_name":"Energy Efficient Wireless Sensor Networks","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10080","display_name":"Energy Efficient Wireless Sensor Networks","score":0.9746000170707703,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9696999788284302,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9620000123977661,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.6952000260353088},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.6862999796867371},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.5881999731063843},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5374000072479248},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.5174999833106995},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5123999714851379},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4884999990463257},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.476500004529953}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7730000019073486},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.6952000260353088},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.6862999796867371},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.5881999731063843},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5374000072479248},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.5174999833106995},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5123999714851379},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49880000948905945},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4884999990463257},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.476500004529953},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.41620001196861267},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.3684000074863434},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3407000005245209},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3179999887943268},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C162372511","wikidata":"https://www.wikidata.org/wiki/Q218341","display_name":"Checksum","level":2,"score":0.3147999942302704},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3003000020980835},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2930999994277954},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.28060001134872437},{"id":"https://openalex.org/C12725497","wikidata":"https://www.wikidata.org/wiki/Q810247","display_name":"Baseline (sea)","level":2,"score":0.2766999900341034},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2687999904155731},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.2637999951839447},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.26190000772476196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2531000077724457},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.2500999867916107}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2025.3612433","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3612433","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:DiVA.org:ltu-115111","is_oa":true,"landing_page_url":"http://urn.kb.se/resolve?urn=urn:nbn:se:ltu:diva-115111","pdf_url":"https://ltu.diva-portal.org/smash/get/diva2:2006700/FULLTEXT02","source":{"id":"https://openalex.org/S4306401559","display_name":"KTH Publication Database DiVA (KTH Royal Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:trepo.tuni.fi:10024/231438","is_oa":true,"landing_page_url":"https://trepo.tuni.fi/handle/10024/231438","pdf_url":null,"source":{"id":"https://openalex.org/S7407055260","display_name":"Trepo - Institutional Repository of Tampere University","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2025.3612433","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3612433","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W1965732719","https://openalex.org/W2034546977","https://openalex.org/W2035091557","https://openalex.org/W2076285066","https://openalex.org/W2106202449","https://openalex.org/W2136211500","https://openalex.org/W2170091282","https://openalex.org/W2505324308","https://openalex.org/W2597633522","https://openalex.org/W2912012512","https://openalex.org/W3185489186","https://openalex.org/W4206628397","https://openalex.org/W4240598414","https://openalex.org/W4386323300","https://openalex.org/W4393059230","https://openalex.org/W4401213298","https://openalex.org/W4401568838","https://openalex.org/W4404484952","https://openalex.org/W7076050001"],"related_works":[],"abstract_inverted_index":{"Context":[0],"switching":[1,21],"is":[2,97,118,187],"both":[3],"a":[4,62,101,108,155,184,190,211],"highly":[5,8],"utilized":[6],"and":[7,25,48,61,73,145,167,196,229,241,251],"repetitive":[9],"routine":[10],"in":[11,76,200,210,235],"interrupt-driven":[12],"systems,":[13],"such":[14],"as":[15],"safety-critical":[16],"control":[17],"systems.":[18],"Conventional":[19],"context":[20,50,65,77],"routines":[22],"are":[23,55,139],"sequential":[24],"dependent":[26],"on":[27,134,154],"data":[28],"memory":[29],"access,":[30],"which":[31],"may":[32],"be":[33],"detrimental":[34],"to":[35,120,202,227,237,248],"time-predictability.":[36],"This":[37],"publication":[38],"explores":[39],"the":[40,82,92,125,142,172,180,203,217,238],"use":[41],"of":[42,84,112,124,130,148,179,194],"stacked":[43,85,103],"register":[44,59,86,104],"files":[45,87],"for":[46,106,163,231],"efficient":[47],"predictable":[49],"switching.":[51,78],"Two":[52],"complementary":[53],"microarchitectures":[54],"characterized:":[56],"combinationally":[57],"addressed":[58],"windowing,":[60],"novel":[63],"parallel":[64],"stack":[66],"(PCS).":[67],"Both":[68],"implementations":[69],"enable":[70,121],"minimal":[71],"latency":[72],"inherent":[74],"predictability":[75],"To":[79],"efficiently":[80],"utilize":[81],"benefit":[83],"while":[88],"limiting":[89],"hardware":[90],"costs,":[91],"heterogeneous":[93],"interrupt":[94],"(HETI)":[95],"architecture":[96],"proposed.":[98],"HETI":[99,126,132,165,218],"integrates":[100],"small":[102,164],"file":[105],"accelerating":[107],"dynamically":[109],"selected":[110],"subset":[111],"high-priority":[113],"interrupts.":[114],"Automatic":[115],"firmware":[116],"generation":[117],"contributed":[119],"seamless":[122],"utilization":[123],"architecture.":[127],"A":[128,176],"total":[129],"four":[131],"configurations":[133,166],"an":[135,146],"open-source":[136],"RISC-V":[137],"microcontroller":[138],"evaluated":[140,209],"against":[141,171],"baseline":[143,204,240],"platform":[144],"implementation":[147],"Cortex-M":[149,242],"style":[150,243],"hardware-assisted":[151,173],"stacking.":[152],"Implementations":[153],"TSMC":[156],"22nm":[157],"technology":[158],"demonstrate":[159],"low":[160],"area":[161],"overhead":[162,193],"favorable":[168],"frequency":[169,198],"characteristics":[170],"stacking":[174],"implementation.":[175],"representative":[177],"layout":[178],"full":[181],"system":[182],"with":[183,189],"HETI-4":[185],"instance":[186],"presented":[188],"gate":[191],"count":[192,224],"1.2%":[195],"no":[197],"detriment":[199],"relation":[201],"design.":[205],"The":[206],"functional":[207],"performance":[208],"synthetic":[212],"case":[213],"study":[214],"demonstrates":[215],"how":[216],"design":[219],"can":[220],"reduce":[221],"retired":[222],"instruction":[223],"by":[225],"up":[226],"26%":[228],"allow":[230],"21%":[232],"more":[233],"sleep":[234],"comparison":[236],"software":[239],"solution,":[244],"promising":[245],"significant":[246],"improvements":[247],"real-time":[249],"response":[250],"energy":[252],"efficiency.":[253]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}