{"id":"https://openalex.org/W4414788009","doi":"https://doi.org/10.1109/tvlsi.2025.3612411","title":"An SAR-Assisted Noise-Shaping Pipeline ADC With Gain-Boosted Cascoded Floating Inverter Amplifier","display_name":"An SAR-Assisted Noise-Shaping Pipeline ADC With Gain-Boosted Cascoded Floating Inverter Amplifier","publication_year":2025,"publication_date":"2025-10-03","ids":{"openalex":"https://openalex.org/W4414788009","doi":"https://doi.org/10.1109/tvlsi.2025.3612411"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3612411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3612411","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100744352","display_name":"Xianghui Zhang","orcid":"https://orcid.org/0000-0002-6265-8719"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xianghui Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-6265-8719","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075604233","display_name":"Guolong Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guolong Fu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"HaoYu Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"HaoYu Tian","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035821675","display_name":"Yanbo Zhang","orcid":"https://orcid.org/0009-0006-0861-8181"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0009-0006-0861-8181","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100744352"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24940155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1","first_page":"312","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6383000016212463},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5404000282287598},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5045999884605408},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4659999907016754},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.46209999918937683},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.44679999351501465},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.44429999589920044},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.44179999828338623},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.4374000132083893}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6383000016212463},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5428000092506409},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5404000282287598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.531499981880188},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5045999884605408},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4659999907016754},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.46209999918937683},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.44679999351501465},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.44429999589920044},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.44179999828338623},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.4374000132083893},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.4147999882698059},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.4036000072956085},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4032000005245209},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.4011000096797943},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3781000077724457},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.32670000195503235},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.326200008392334},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.3255000114440918},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.31520000100135803},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.31439998745918274},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.31299999356269836},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.3041999936103821},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.29679998755455017},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29490000009536743},{"id":"https://openalex.org/C111101631","wikidata":"https://www.wikidata.org/wiki/Q7547440","display_name":"SINADR","level":5,"score":0.2761000096797943},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.26750001311302185},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.2572999894618988},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25189998745918274},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3612411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3612411","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2436163274","display_name":null,"funder_award_id":"YJSJ25013","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G2722262357","display_name":null,"funder_award_id":"62574155","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2981919026","display_name":null,"funder_award_id":"62361166671","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2114228040","https://openalex.org/W2164251692","https://openalex.org/W2167071709","https://openalex.org/W2740728963","https://openalex.org/W2981058578","https://openalex.org/W2991671942","https://openalex.org/W3086509224","https://openalex.org/W3174360675","https://openalex.org/W3203832942","https://openalex.org/W4206832222","https://openalex.org/W4285290407","https://openalex.org/W4360605389","https://openalex.org/W4383503616","https://openalex.org/W4391661477","https://openalex.org/W4394674306"],"related_works":[],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,63,81,93,101,110],"successive":[4],"approximation":[5],"register":[6],"(SAR)-assisted":[7],"noise-shaping":[8],"(NS)":[9],"pipelined":[10],"analog-to-digital":[11],"converter":[12],"(ADC)":[13],"with":[14,72],"the":[15,22,26,32,36,56,97],"reusing":[16],"feedback":[17,27],"capacitor":[18,28],"(RFC)":[19],"technique.":[20],"With":[21,120],"proposed":[23],"RFC":[24],"technique,":[25],"can":[29],"simultaneously":[30],"accomplish":[31],"1st-stage":[33],"residue":[34],"transfer,":[35],"2nd-stage":[37],"quantization":[38],"error":[39],"extraction":[40],"and":[41,43,51,87,105],"feedback,":[42],"reference":[44],"voltage":[45],"matching,":[46],"which":[47],"reduces":[48],"circuit":[49],"complexity":[50],"enhances":[52],"linearity.":[53],"To":[54],"mitigate":[55],"noise":[57],"leakage":[58],"resulting":[59],"from":[60],"gain":[61,75],"error,":[62],"single-stage":[64],"closed-loop":[65],"gain-boosted":[66],"cascoded":[67],"floating":[68],"inverter":[69],"amplifier":[70],"(GBCFIA)":[71],"85-dB":[73],"open-loop":[74],"is":[76],"proposed.":[77],"The":[78],"GBCFIA":[79],"demonstrates":[80],"combination":[82],"of":[83,118,130,133],"robustness,":[84],"high":[85],"accuracy,":[86],"enhanced":[88],"energy":[89],"efficiency.":[90],"Fabricated":[91],"in":[92,109],"65-nm":[94],"CMOS":[95],"process,":[96],"ADC":[98],"prototype":[99],"achieves":[100,125],"measured":[102],"78.5-dB":[103],"signal-to-noise":[104],"distortion":[106],"ratio":[107,116],"(SNDR)":[108],"250":[111],"MS/s":[112],"at":[113],"an":[114,126],"oversampling":[115],"(OSR)":[117],"8.":[119],"2.96-mW":[121],"power":[122],"consumption,":[123],"it":[124],"SNDR-based":[127],"Schreier":[128],"figure":[129],"merit":[131],"(FoM)":[132],"175.7":[134],"dB.":[135]},"counts_by_year":[],"updated_date":"2025-12-30T23:08:21.542490","created_date":"2025-10-10T00:00:00"}