{"id":"https://openalex.org/W4414229396","doi":"https://doi.org/10.1109/tvlsi.2025.3607319","title":"A Mixed-Mode Acceleration via Sparsity-Adjustable Pruning for Balancing Computation Density in Lightweight CNNs","display_name":"A Mixed-Mode Acceleration via Sparsity-Adjustable Pruning for Balancing Computation Density in Lightweight CNNs","publication_year":2025,"publication_date":"2025-09-16","ids":{"openalex":"https://openalex.org/W4414229396","doi":"https://doi.org/10.1109/tvlsi.2025.3607319"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3607319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3607319","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046312537","display_name":"Yishuo Meng","orcid":"https://orcid.org/0000-0002-3402-6386"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yishuo Meng","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101992904","display_name":"Qiang Fu","orcid":"https://orcid.org/0000-0002-0332-636X"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Fu","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080354346","display_name":"Jianfei Wang","orcid":"https://orcid.org/0009-0004-0132-3319"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Wang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0004-0132-3319","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021185664","display_name":"Siwei Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siwei Xiang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042282822","display_name":"Jia Hou","orcid":"https://orcid.org/0009-0007-1744-3667"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jia Hou","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032062525","display_name":"Ge Li","orcid":"https://orcid.org/0000-0002-2070-8925"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ge Li","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112119294","display_name":"Zhijie Lin","orcid":"https://orcid.org/0009-0005-3334-4381"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhijie Lin","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0009-0005-3334-4381","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100719382","display_name":"Chen Yang","orcid":"https://orcid.org/0000-0002-8221-7670"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Yang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-8221-7670","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22077074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"12","first_page":"3525","last_page":"3529"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12153","display_name":"Advanced Optical Sensing Technologies","score":0.9018999934196472,"subfield":{"id":"https://openalex.org/subfields/3105","display_name":"Instrumentation"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12153","display_name":"Advanced Optical Sensing Technologies","score":0.9018999934196472,"subfield":{"id":"https://openalex.org/subfields/3105","display_name":"Instrumentation"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.8651999831199646},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7922000288963318},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.696399986743927},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6553000211715698},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.6258999705314636},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5598999857902527},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5491999983787537}],"concepts":[{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.8651999831199646},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7922000288963318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7664999961853027},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.696399986743927},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6553000211715698},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.6258999705314636},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5598999857902527},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5491999983787537},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4952999949455261},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48399999737739563},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45829999446868896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42320001125335693},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.41510000824928284},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40290001034736633},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.39800000190734863},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.37940001487731934},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.3684999942779541},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.35740000009536743},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.29739999771118164},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.28209999203681946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3607319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3607319","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G963865091","display_name":null,"funder_award_id":"62176206","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2172654076","https://openalex.org/W3162993841","https://openalex.org/W4285146087","https://openalex.org/W4291910419","https://openalex.org/W4385627125","https://openalex.org/W4391387876","https://openalex.org/W4392796609","https://openalex.org/W4401386645","https://openalex.org/W4402568740","https://openalex.org/W4402727526","https://openalex.org/W4403511170","https://openalex.org/W4404788843","https://openalex.org/W4405518161","https://openalex.org/W4405934961","https://openalex.org/W4409248508","https://openalex.org/W4411086278"],"related_works":[],"abstract_inverted_index":{"Convolutional":[0],"neural":[1],"network":[2],"(CNN)":[3],"pruning":[4,32,68,73,98],"is":[5,78,115,134],"an":[6,95],"effective":[7],"way":[8],"to":[9,36,75,80,117],"reduce":[10],"the":[11,16,26,44,51,72,82,87,120,137],"computation":[12,113],"requirement":[13],"and":[14,60,122,156],"improve":[15,37],"inference":[17],"performance":[18,155],"of":[19],"standard":[20],"convolutional":[21,52],"layers.":[22,89],"However,":[23],"as":[24],"for":[25,100],"low-computation-density":[27],"layers":[28,59,84,102,124],"in":[29],"lightweight":[30,63,131],"CNNs,":[31,64],"not":[33],"only":[34,104],"fails":[35],"their":[38],"processing":[39],"efficiency":[40,159],"but":[41],"also":[42],"exacerbates":[43],"underutilization":[45],"problem":[46],"when":[47],"deploying":[48,161],"them":[49],"on":[50,136,178],"engine.":[53],"To":[54],"efficiently":[55,118],"execute":[56],"these":[57],"pruning-ineffective":[58,88],"further":[61],"accelerate":[62],"a":[65,91,109,130],"sparsity-adjustable":[66],"CNN":[67,132],"method,":[69],"which":[70],"allows":[71],"ratio":[74,99],"be":[76],"adjusted,":[77],"proposed":[79],"prune":[81],"nonpruning-ineffective":[83,101,123],"while":[85,160],"shielding":[86],"As":[90],"result,":[92],"it":[93],"achieves":[94],"additional":[96],"40%":[97],"with":[103,145],"0.09%":[105],"accuracy":[106],"loss.":[107],"Furthermore,":[108],"dense/sparse":[110],"mixed-mode":[111],"convolution":[112],"scheme":[114],"designed":[116],"process":[119],"pruning-":[121],"using":[125],"multiple":[126],"acceleration":[127],"techniques.":[128],"Finally,":[129],"accelerator":[133],"implemented":[135],"Xilinx":[138],"VCU118":[139],"FPGA":[140],"platform.":[141],"The":[142],"comparison":[143],"results":[144],"current":[146],"studies":[147],"present":[148],"that":[149],"this":[150],"work":[151],"can":[152],"realize":[153],"1004.2":[154],"0.98":[157],"DSP":[158,179],"MobileNetV2,":[162],"achieving":[163],"<inline-formula":[164],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[165,171],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[166,172],"<tex-math":[167,173],"notation=\"LaTeX\">$1.26\\times":[168],"$</tex-math>":[169,175],"</inline-formula>-<inline-formula":[170],"notation=\"LaTeX\">$6.13\\times":[174],"</inline-formula>":[176],"enhancement":[177],"efficiency.":[180]},"counts_by_year":[],"updated_date":"2025-11-27T01:12:40.094763","created_date":"2025-10-10T00:00:00"}