{"id":"https://openalex.org/W4414229384","doi":"https://doi.org/10.1109/tvlsi.2025.3606636","title":"A High-Performance and Configurable NTT Accelerator Based on Scalable 2-D Architecture","display_name":"A High-Performance and Configurable NTT Accelerator Based on Scalable 2-D Architecture","publication_year":2025,"publication_date":"2025-09-16","ids":{"openalex":"https://openalex.org/W4414229384","doi":"https://doi.org/10.1109/tvlsi.2025.3606636"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3606636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3606636","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059545960","display_name":"Jianbo Guo","orcid":"https://orcid.org/0009-0000-6300-236X"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianbo Guo","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066939150","display_name":"Jiandong Zhu","orcid":"https://orcid.org/0000-0002-3198-2049"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaoyang Zhu","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022626346","display_name":"Hao Xiao","orcid":"https://orcid.org/0009-0004-6419-9984"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Xiao","raw_affiliation_strings":["School of Microelectronics, Hefei University of Technology, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Hefei University of Technology, Hefei, China","institution_ids":["https://openalex.org/I16365422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059545960"],"corresponding_institution_ids":["https://openalex.org/I16365422"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24175616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"506","last_page":"518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9440000057220459,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9440000057220459,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9375,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7590000033378601},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6593000292778015},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.515500009059906},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5008000135421753},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4677000045776367},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4593000113964081},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.396699994802475},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.38429999351501465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7907000184059143},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7590000033378601},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6593000292778015},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.515500009059906},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5008000135421753},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4677000045776367},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4593000113964081},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45329999923706055},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.396699994802475},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39570000767707825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3912000060081482},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39079999923706055},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.38429999351501465},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.37070000171661377},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.35839998722076416},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.35749998688697815},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3208000063896179},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2937999963760376},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.28380000591278076},{"id":"https://openalex.org/C15927051","wikidata":"https://www.wikidata.org/wiki/Q246593","display_name":"Cryptographic primitive","level":4,"score":0.2752000093460083},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.271699994802475},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.2590999901294708},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2556000053882599}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3606636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3606636","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W62933689","https://openalex.org/W1525538795","https://openalex.org/W2768174108","https://openalex.org/W2942255051","https://openalex.org/W3012235108","https://openalex.org/W3185075495","https://openalex.org/W3198652786","https://openalex.org/W3207326900","https://openalex.org/W3216360301","https://openalex.org/W4205474236","https://openalex.org/W4210722209","https://openalex.org/W4225468027","https://openalex.org/W4225682136","https://openalex.org/W4225986329","https://openalex.org/W4226334377","https://openalex.org/W4250492047","https://openalex.org/W4285264388","https://openalex.org/W4295872570","https://openalex.org/W4307925365","https://openalex.org/W4312387659","https://openalex.org/W4312578262","https://openalex.org/W4360770741","https://openalex.org/W4360831964","https://openalex.org/W4382119118","https://openalex.org/W4384519108","https://openalex.org/W4384787353","https://openalex.org/W4386121344","https://openalex.org/W4386178380","https://openalex.org/W4387129570","https://openalex.org/W4389331617","https://openalex.org/W4393144920","https://openalex.org/W4394698520","https://openalex.org/W4402808536","https://openalex.org/W4406387874"],"related_works":[],"abstract_inverted_index":{"The":[0,101],"number":[1,140],"theoretic":[2],"transform":[3],"(NTT),":[4],"which":[5],"can":[6],"reduce":[7],"the":[8,25,30,37,49,72,113,116,150,156,191,207],"computational":[9,27],"complexity":[10,154],"of":[11,34,39,71,141],"polynomial":[12],"multiplication,":[13],"has":[14],"been":[15],"widely":[16],"used":[17],"to":[18,24,54,62,87,115,148,204,218,242],"accelerate":[19],"cryptographic":[20],"algorithms.":[21],"However,":[22],"due":[23],"significant":[26],"data":[28,126,142],"volume,":[29],"limited":[31],"memory":[32,106],"bandwidth":[33,107],"chips":[35],"limits":[36],"effectiveness":[38],"massive":[40],"parallel":[41],"computation":[42,73,181],"in":[43,66,98,153,176],"achieving":[44],"high":[45,105],"performance.":[46],"In":[47,159],"addition,":[48,160],"accelerator":[50,85,196],"must":[51],"flexibly":[52],"adapt":[53],"variable":[55],"parameters":[56],"for":[57,125,231,252],"diverse":[58],"encryption":[59],"scenarios,":[60],"leading":[61],"a":[63,79,95,131,138,163,198],"nonlinear":[64],"growth":[65],"hardware":[67,99],"resources":[68],"and":[69,93,189,234],"underutilization":[70],"engines.":[74],"Therefore,":[75],"this":[76],"article":[77],"proposes":[78],"scalable":[80,132,232],"2-D":[81,133,193,208],"constant-geometry":[82],"(2-D":[83],"CG)":[84],"designed":[86,188],"fully":[88],"utilize":[89],"butterfly":[90],"units":[91],"(BFUs)":[92],"avoid":[94],"drastic":[96],"increase":[97,152],"resources.":[100],"proposed":[102,192],"architecture":[103,157,168],"reduces":[104],"requirements":[108],"by":[109],"compressing":[110],"BFUs":[111],"from":[112],"vertical":[114],"horizontal":[117],"direction,":[118],"thereby":[119],"eliminating":[120],"BFU":[121],"idle":[122],"time":[123],"waiting":[124],"transmission.":[127],"We":[128],"then":[129],"propose":[130,162],"CG":[134,194,209],"design":[135],"that":[136,169,179],"performs":[137],"constant":[139],"access":[143],"patterns":[144],"within":[145],"each":[146],"stage":[147],"prevent":[149],"dramatic":[151],"as":[155],"scales.":[158],"we":[161,187],"channel":[164],"reconfigurable":[165],"Barrett":[166],"(CR_Barrett)":[167],"computes":[170],"multiple":[171],"small-bitwidth":[172],"modular":[173],"multiplications":[174],"(MMs)":[175],"parallel,":[177],"ensuring":[178],"all":[180],"engines":[182],"are":[183],"actively":[184],"utilized.":[185],"Finally,":[186],"verified":[190],"NTT":[195],"on":[197],"field-programmable":[199],"gate":[200],"array":[201],"(FPGA).":[202],"Compared":[203],"state-of-the-art":[205],"works,":[206],"achieves":[210],"<inline-formula":[211,219,235,243],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[212,220,236,244],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[213,221,237,245],"<tex-math":[214,222,238,246],"notation=\"LaTeX\">$1.47\\times":[215],"$</tex-math>":[216,224,240,248],"</inline-formula>":[217,225,241,249],"notation=\"LaTeX\">$7.17\\times":[223],"higher":[226,250],"throughput":[227],"per":[228],"slice":[229],"(TPS)":[230],"architectures":[233],"notation=\"LaTeX\">$2.02\\times":[239],"notation=\"LaTeX\">$6.41\\times":[247],"TPS":[251],"runtime":[253],"configurable":[254],"architectures.":[255]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}