{"id":"https://openalex.org/W4413847257","doi":"https://doi.org/10.1109/tvlsi.2025.3601802","title":"Real-Time ORB Accelerator for Embedded FPGA-Based SoCs With ROS Integration","display_name":"Real-Time ORB Accelerator for Embedded FPGA-Based SoCs With ROS Integration","publication_year":2025,"publication_date":"2025-08-29","ids":{"openalex":"https://openalex.org/W4413847257","doi":"https://doi.org/10.1109/tvlsi.2025.3601802"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3601802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3601802","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112462205","display_name":"Andre Goulart Costa","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Andre Costa","raw_affiliation_strings":["INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0009-0004-3328-0835","affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jos\u00e9 Duarte Lopes","orcid":"https://orcid.org/0009-0008-4831-1613"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Duarte Lopes","raw_affiliation_strings":["INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0009-0008-4831-1613","affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075054918","display_name":"Pedro Tom\u00e1s","orcid":"https://orcid.org/0000-0001-8083-4432"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro Tom\u00e1s","raw_affiliation_strings":["INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0001-8083-4432","affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015710714","display_name":"Nuno Roma","orcid":"https://orcid.org/0000-0003-2491-4977"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Roma","raw_affiliation_strings":["INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0003-2491-4977","affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058701648","display_name":"Nuno Neves","orcid":"https://orcid.org/0000-0003-0628-2259"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Neves","raw_affiliation_strings":["INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0003-0628-2259","affiliations":[{"raw_affiliation_string":"INESC-ID, Instituto Superior Técnico, Universidade de Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1958011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1","first_page":"61","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/orb","display_name":"Orb (optics)","score":0.8154314756393433},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7491844892501831},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6752175092697144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4602813124656677},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3364119529724121}],"concepts":[{"id":"https://openalex.org/C108260229","wikidata":"https://www.wikidata.org/wiki/Q47023","display_name":"Orb (optics)","level":3,"score":0.8154314756393433},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7491844892501831},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6752175092697144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4602813124656677},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3364119529724121},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3601802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3601802","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5645912866","display_name":"Compila\u00e7\u00e3o e Adapta\u00e7\u00e3o de Hardware para a Unifica\u00e7\u00e3o da Computa\u00e7\u00e3o Especializada e de Uso Geral","funder_award_id":"2022.06780.PTDC","funder_id":"https://openalex.org/F4320334779","funder_display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W612478963","https://openalex.org/W785542430","https://openalex.org/W1612997784","https://openalex.org/W1988897913","https://openalex.org/W2024676408","https://openalex.org/W2108134361","https://openalex.org/W2111589119","https://openalex.org/W2117228865","https://openalex.org/W2152671441","https://openalex.org/W2332203355","https://openalex.org/W2396274919","https://openalex.org/W2466666912","https://openalex.org/W2515754737","https://openalex.org/W2547512801","https://openalex.org/W2595745675","https://openalex.org/W2791175987","https://openalex.org/W2797395780","https://openalex.org/W2908300407","https://openalex.org/W2909633328","https://openalex.org/W2946669096","https://openalex.org/W2964306965","https://openalex.org/W2968657314","https://openalex.org/W2969297848","https://openalex.org/W2997579044","https://openalex.org/W3040093048","https://openalex.org/W3043971245","https://openalex.org/W3088732207","https://openalex.org/W3168682287","https://openalex.org/W4205827577","https://openalex.org/W4243425824","https://openalex.org/W4286209717","https://openalex.org/W4297047351","https://openalex.org/W4309822222","https://openalex.org/W4310929467","https://openalex.org/W4311839611","https://openalex.org/W4320485505","https://openalex.org/W4320494072","https://openalex.org/W4411725417"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W3127120538","https://openalex.org/W2207584826","https://openalex.org/W2959940904","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"As":[0],"computer":[1,122],"vision":[2],"continues":[3],"to":[4,32,41,52,127],"expand":[5],"across":[6],"various":[7],"application":[8],"domains\u2014including":[9],"localization,":[10],"mapping,":[11],"object":[12],"recognition,":[13],"and":[14,23,35,54,72,79,86],"3-D":[15],"reconstruction\u2014feature":[16],"extraction":[17],"methods,":[18],"such":[19],"as":[20],"oriented":[21],"FAST":[22],"rotated":[24],"BRIEF":[25],"(ORB),":[26],"have":[27],"gained":[28],"widespread":[29],"adoption":[30],"due":[31],"their":[33,59],"rotation":[34,99],"scale":[36],"invariance.":[37],"However,":[38],"existing":[39],"efforts":[40],"accelerate":[42],"these":[43],"techniques":[44],"through":[45],"hardware":[46,157],"implementations":[47],"faced":[48],"different":[49],"challenges":[50],"related":[51],"resource":[53],"power":[55],"consumption":[56],"demands,":[57],"limiting":[58],"feasibility":[60],"for":[61,77],"low-power":[62,78],"embedded":[63,137],"devices.":[64],"Accordingly,":[65],"this":[66],"article":[67],"proposes":[68],"a":[69,84,141],"new":[70],"scalable":[71],"efficient":[73,87],"ORB":[74,112],"accelerator,":[75],"designed":[76],"resource-constrained":[80],"environments.":[81],"It":[82],"introduces":[83],"novel":[85],"architecture":[88],"that":[89],"exploits":[90],"quantization":[91],"of":[92],"the":[93,110,131],"feature":[94],"orientation":[95],"angle":[96],"into":[97],"discrete":[98],"sectors.":[100],"A":[101],"complete":[102],"robot":[103],"operating":[104],"system":[105],"(ROS)":[106],"node":[107],"based":[108],"on":[109,135],"proposed":[111,132],"accelerator":[113],"is":[114],"also":[115],"deployed,":[116],"providing":[117],"seamless":[118],"integration":[119],"with":[120,140],"other":[121,128],"vision-enabled":[123],"systems.":[124],"When":[125],"compared":[126],"state-of-the-art":[129],"solutions,":[130],"system,":[133],"implemented":[134],"an":[136],"system-on-chip":[138],"(SoC)":[139],"low-cost":[142],"field-programmable":[143],"gate":[144],"array":[145],"(FPGA),":[146],"offers":[147],"energy":[148],"efficiency":[149],"improvements":[150],"between$6.7\\times":[151],"$and$16.2\\times":[152],"$,":[153],"while":[154],"requiring":[155],"fewer":[156],"resources.":[158]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}