{"id":"https://openalex.org/W4413785995","doi":"https://doi.org/10.1109/tvlsi.2025.3600965","title":"Hybrid SORN Cross-Correlation Architecture for Low-Complexity FPGAs","display_name":"Hybrid SORN Cross-Correlation Architecture for Low-Complexity FPGAs","publication_year":2025,"publication_date":"2025-08-28","ids":{"openalex":"https://openalex.org/W4413785995","doi":"https://doi.org/10.1109/tvlsi.2025.3600965"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3600965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3600965","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036550765","display_name":"Jochen Rust","orcid":"https://orcid.org/0000-0002-1345-076X"},"institutions":[{"id":"https://openalex.org/I159176309","display_name":"Universit\u00e4t Hamburg","ror":"https://ror.org/00g30e956","country_code":"DE","type":"education","lineage":["https://openalex.org/I159176309"]},{"id":"https://openalex.org/I70451448","display_name":"HAW Hamburg","ror":"https://ror.org/00fkqwx76","country_code":"DE","type":"education","lineage":["https://openalex.org/I70451448"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jochen Rust","raw_affiliation_strings":["Hamburg University of Applied Sciences (HAW Hamburg), Hamburg, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1345-076X","affiliations":[{"raw_affiliation_string":"Hamburg University of Applied Sciences (HAW Hamburg), Hamburg, Germany","institution_ids":["https://openalex.org/I159176309","https://openalex.org/I70451448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034940499","display_name":"Moritz B\u00e4rthel","orcid":"https://orcid.org/0000-0001-8214-7636"},"institutions":[{"id":"https://openalex.org/I4210099603","display_name":"Institute of Electrodynamics","ror":"https://ror.org/010c2f249","country_code":"UA","type":"facility","lineage":["https://openalex.org/I149851306","https://openalex.org/I4210099603"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Moritz B\u00e4rthel","raw_affiliation_strings":["Institute for Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Bremen, Germany"],"raw_orcid":"https://orcid.org/0000-0001-8214-7636","affiliations":[{"raw_affiliation_string":"Institute for Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I4210099603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005761151","display_name":"Nils H\u00fclsmeier","orcid":"https://orcid.org/0000-0001-9590-4579"},"institutions":[{"id":"https://openalex.org/I4210099603","display_name":"Institute of Electrodynamics","ror":"https://ror.org/010c2f249","country_code":"UA","type":"facility","lineage":["https://openalex.org/I149851306","https://openalex.org/I4210099603"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Nils H\u00fclsmeier","raw_affiliation_strings":["Institute for Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I4210099603"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101959993","display_name":"Steffen Paul","orcid":"https://orcid.org/0000-0003-3392-0471"},"institutions":[{"id":"https://openalex.org/I4210099603","display_name":"Institute of Electrodynamics","ror":"https://ror.org/010c2f249","country_code":"UA","type":"facility","lineage":["https://openalex.org/I149851306","https://openalex.org/I4210099603"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Steffen Paul","raw_affiliation_strings":["Institute for Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electrodynamics and Microelectronics (ITEM.me), University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I4210099603"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21384737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"11","first_page":"2940","last_page":"2951"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9853000044822693,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7010281085968018},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6765065789222717},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6366979479789734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5135884284973145},{"id":"https://openalex.org/keywords/correlation","display_name":"Correlation","score":0.47787681221961975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4138551354408264},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18330463767051697},{"id":"https://openalex.org/keywords/geography","display_name":"Geography","score":0.08809444308280945}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7010281085968018},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6765065789222717},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6366979479789734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5135884284973145},{"id":"https://openalex.org/C117220453","wikidata":"https://www.wikidata.org/wiki/Q5172842","display_name":"Correlation","level":2,"score":0.47787681221961975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4138551354408264},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18330463767051697},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.08809444308280945},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3600965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3600965","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1991979347","https://openalex.org/W2004216287","https://openalex.org/W2553043960","https://openalex.org/W2911299137","https://openalex.org/W2976047473","https://openalex.org/W2979011527","https://openalex.org/W3013459325","https://openalex.org/W3117498573","https://openalex.org/W3176030007","https://openalex.org/W4205104605","https://openalex.org/W4242009506","https://openalex.org/W4246192048","https://openalex.org/W4292070415","https://openalex.org/W4311217860","https://openalex.org/W4376473230","https://openalex.org/W4376473308","https://openalex.org/W4377699828","https://openalex.org/W4403125903","https://openalex.org/W4407087911","https://openalex.org/W4409156702"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2038503502"],"abstract_inverted_index":{"In":[0,83,148],"this":[1,39,57],"work,":[2],"a":[3,41,68,166],"novel":[4],"signal":[5,146],"processing":[6],"approach":[7],"for":[8,169],"the":[9,13,35,52,98,105,111,132,144,151,157,171],"efficient":[10],"computation":[11],"of":[12,44,54,130,150],"cross-correlation":[14,172],"operator":[15],"on":[16,173],"low-complexity":[17,55,174],"FPGAs":[18],"is":[19,24,48],"presented.":[20],"Sets-Of-Real-Numbers":[21],"(SORNs)":[22],"arithmetic":[23,45,74],"exploited":[25],"to":[26,85,96,138],"build":[27],"resource-efficient":[28],"multipliers":[29,124,163],"that":[30],"are":[31,94,125],"carefully":[32],"injected":[33],"into":[34,127],"hardware":[36,46,75,115],"architecture.":[37],"By":[38],"measure,":[40],"significant":[42],"decrease":[43],"requirements":[47],"achieved.":[49],"Especially,":[50],"in":[51],"scope":[53],"FPGAs,":[56],"depicts":[58],"an":[59],"enormous":[60],"advantage,":[61],"as":[62,78,165],"these":[63,88],"devices":[64],"usually":[65],"only":[66],"have":[67],"few":[69],"or":[70],"even":[71],"no":[72],"specific":[73],"accelerators,":[76],"such":[77],"DSP":[79],"blocks,":[80],"at":[81],"all.":[82],"order":[84],"smoothly":[86],"integrate":[87],"special":[89],"multipliers,":[90],"additional":[91],"conversion":[92],"functions":[93],"needed":[95],"handle":[97],"number":[99,119],"format":[100],"transformation":[101],"between":[102],"SORNs":[103],"and":[104,123],"fixed-point":[106],"(FxD)":[107],"data":[108,121],"representation.":[109],"For":[110],"evaluation,":[112],"several":[113],"cross-correlation-related":[114],"architectures":[116],"with":[117],"different":[118],"formats,":[120],"types,":[122],"taken":[126],"account.":[128],"Out":[129],"this,":[131],"proposed":[133],"SORN-based":[134,162],"implementation":[135],"turns":[136],"out":[137],"achieve":[139],"extremely":[140],"high":[141],"performance":[142],"regarding":[143],"resulting":[145],"quality.":[147],"terms":[149],"resource":[152],"utilization,":[153],"it":[154],"clearly":[155],"outperforms":[156],"traditional":[158],"FxD-based":[159],"architectures.":[160],"Hence,":[161],"identify":[164],"powerful":[167],"extension":[168],"calculating":[170],"FPGAs.":[175]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}