{"id":"https://openalex.org/W4413155370","doi":"https://doi.org/10.1109/tvlsi.2025.3596260","title":"A Time-Domain Integration Comparison Scheme With Noise Immunity for Wake-Up Receivers","display_name":"A Time-Domain Integration Comparison Scheme With Noise Immunity for Wake-Up Receivers","publication_year":2025,"publication_date":"2025-08-13","ids":{"openalex":"https://openalex.org/W4413155370","doi":"https://doi.org/10.1109/tvlsi.2025.3596260"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3596260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3596260","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Hongjian Lan","orcid":"https://orcid.org/0009-0009-1294-5144"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hongjian Lan","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0009-1294-5144","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101800335","display_name":"Rong Zhou","orcid":"https://orcid.org/0000-0002-0966-3711"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rong Zhou","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-0966-3711","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003972699","display_name":"Jianhang Yang","orcid":"https://orcid.org/0009-0007-2862-4893"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianhang Yang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0007-2862-4893","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Tianxu Chen","orcid":"https://orcid.org/0009-0004-7460-5392"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianxu Chen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0004-7460-5392","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhen Li","orcid":"https://orcid.org/0009-0002-9795-2843"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Li","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0002-9795-2843","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100412540","display_name":"Bowen Wang","orcid":"https://orcid.org/0000-0002-0173-7317"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bowen Wang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-0173-7317","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems of Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1780288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"12","first_page":"3500","last_page":"3504"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wake","display_name":"Wake","score":0.7730587720870972},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6218118667602539},{"id":"https://openalex.org/keywords/noise-immunity","display_name":"Noise immunity","score":0.6085411310195923},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5526665449142456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5180180668830872},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.48556897044181824},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23437482118606567},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18528348207473755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17533692717552185},{"id":"https://openalex.org/keywords/aerospace-engineering","display_name":"Aerospace engineering","score":0.1311686635017395},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11561229825019836}],"concepts":[{"id":"https://openalex.org/C48939323","wikidata":"https://www.wikidata.org/wiki/Q294879","display_name":"Wake","level":2,"score":0.7730587720870972},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6218118667602539},{"id":"https://openalex.org/C2988494973","wikidata":"https://www.wikidata.org/wiki/Q179448","display_name":"Noise immunity","level":3,"score":0.6085411310195923},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5526665449142456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5180180668830872},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.48556897044181824},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23437482118606567},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18528348207473755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17533692717552185},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.1311686635017395},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11561229825019836},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3596260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3596260","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.4000000059604645,"display_name":"Reduced inequalities"}],"awards":[{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8801698530","display_name":null,"funder_award_id":"62404160","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2082365076","https://openalex.org/W2329121875","https://openalex.org/W2979948651","https://openalex.org/W2984640384","https://openalex.org/W3023496443","https://openalex.org/W3189015105","https://openalex.org/W4226375255","https://openalex.org/W4287887083","https://openalex.org/W4312910533","https://openalex.org/W4313033732","https://openalex.org/W4385214066","https://openalex.org/W4405517459","https://openalex.org/W4405598817"],"related_works":["https://openalex.org/W2757285599","https://openalex.org/W2376025146","https://openalex.org/W161151693","https://openalex.org/W2955635855","https://openalex.org/W3195741387","https://openalex.org/W4324257240","https://openalex.org/W4381570180","https://openalex.org/W2314669870","https://openalex.org/W2604916751","https://openalex.org/W2379898265"],"abstract_inverted_index":{"Traditional":[0],"wake-up":[1],"receiver":[2],"(WuRX)":[3],"systems":[4],"based":[5,45],"on":[6,46],"voltage-domain":[7,36],"comparators":[8],"for":[9,97,106],"weak":[10],"signal":[11,105],"detection":[12],"can":[13],"readily":[14],"suffer":[15],"from":[16],"false":[17],"triggering":[18],"due":[19],"to":[20,90],"noise.":[21],"To":[22,64],"address":[23],"this":[24,26,76],"issue,":[25],"work":[27,77],"analyzes":[28],"the":[29,52,55,59,74,91,103,107,115,138,142],"mechanism":[30],"of":[31,58,130],"noise-induced":[32],"failure":[33],"in":[34,73,110],"traditional":[35],"comparator":[37,42,60],"and":[38,69],"proposes":[39],"a":[40,79,85,111,125],"time-domain":[41,47],"(TDCMP)":[43],"scheme":[44],"integration.":[48],"By":[49],"temporally":[50],"integrating":[51],"input":[53],"signal,":[54],"noise":[56],"immunity":[57],"is":[61,119],"significantly":[62],"enhanced.":[63],"suppress":[65],"process,":[66,114],"supply":[67],"voltage,":[68],"temperature":[70],"(PVT)":[71],"drift":[72,98],"TDCMP,":[75],"designs":[78],"frequency-locked":[80],"loop":[81],"(FLL)":[82],"that":[83,137],"employs":[84],"voltage-controlled":[86,93],"oscillator":[87],"(VCO)":[88],"isomorphic":[89],"TDCMP\u2019s":[92],"delay":[94],"line":[95],"(VCDL)":[96],"calibration":[99],"while":[100],"simultaneously":[101],"providing":[102],"clock":[104],"WuRX.":[108],"Implemented":[109],"65-nm":[112],"CMOS":[113],"core":[116],"chip":[117],"area":[118],"0.23":[120],"mm<sup":[121],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[122],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[123],"with":[124],"total":[126],"system":[127],"power":[128],"consumption":[129],"20.9":[131],"nW.":[132],"The":[133],"measurement":[134],"results":[135],"demonstrate":[136],"proposed":[139],"TDCMP":[140],"enhances":[141],"WuRX":[143],"sensitivity":[144],"by":[145],"4":[146],"dB.":[147]},"counts_by_year":[],"updated_date":"2025-12-28T23:10:05.387466","created_date":"2025-10-10T00:00:00"}