{"id":"https://openalex.org/W4413277267","doi":"https://doi.org/10.1109/tvlsi.2025.3596098","title":"A 57.2 nW, 1.3\u20135 V <i>V</i> <sub>IN</sub> , \u201385 dB PSRR, 50 \u03bcs Start-Up Time, Bandgap Reference Circuit","display_name":"A 57.2 nW, 1.3\u20135 V <i>V</i> <sub>IN</sub> , \u201385 dB PSRR, 50 \u03bcs Start-Up Time, Bandgap Reference Circuit","publication_year":2025,"publication_date":"2025-08-18","ids":{"openalex":"https://openalex.org/W4413277267","doi":"https://doi.org/10.1109/tvlsi.2025.3596098"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3596098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3596098","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120224518","display_name":"Zonghui Li","orcid":"https://orcid.org/0000-0002-7835-498X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zonghui Li","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101589174","display_name":"Yani Li","orcid":"https://orcid.org/0000-0003-2726-0681"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yani Li","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0003-2726-0681","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017660654","display_name":"Libo Qian","orcid":"https://orcid.org/0000-0002-7593-6730"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Libo Qian","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7593-6730","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, Hangzhou Institute of Technology, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4905,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65263165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"33","issue":"12","first_page":"3207","last_page":"3215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9805999994277954,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.7645457983016968},{"id":"https://openalex.org/keywords/bandgap-voltage-reference","display_name":"Bandgap voltage reference","score":0.6996275186538696},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.499453067779541},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4822579026222229},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.40459245443344116},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36747241020202637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13729923963546753},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13146495819091797},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.0939759910106659},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.089301198720932}],"concepts":[{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.7645457983016968},{"id":"https://openalex.org/C127033052","wikidata":"https://www.wikidata.org/wiki/Q48635","display_name":"Bandgap voltage reference","level":5,"score":0.6996275186538696},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.499453067779541},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4822579026222229},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.40459245443344116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36747241020202637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13729923963546753},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13146495819091797},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.0939759910106659},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.089301198720932},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3596098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3596098","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2543070161","display_name":null,"funder_award_id":"62222406","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3735765002","display_name":null,"funder_award_id":"2023Z233","funder_id":"https://openalex.org/F4320334010","funder_display_name":"Key Research and Development Program of Ningxia"},{"id":"https://openalex.org/G4057266229","display_name":null,"funder_award_id":"LDT23F04022F04","funder_id":"https://openalex.org/F4320338464","funder_display_name":"Natural Science Foundation of Zhejiang Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320334010","display_name":"Key Research and Development Program of Ningxia","ror":null},{"id":"https://openalex.org/F4320338464","display_name":"Natural Science Foundation of Zhejiang Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2146031070","https://openalex.org/W2149296784","https://openalex.org/W2625363942","https://openalex.org/W2740980139","https://openalex.org/W2744687811","https://openalex.org/W2770608028","https://openalex.org/W2899114861","https://openalex.org/W2899242563","https://openalex.org/W2909455105","https://openalex.org/W2978954010","https://openalex.org/W3041872181","https://openalex.org/W3094010898","https://openalex.org/W3132372044","https://openalex.org/W3162421236","https://openalex.org/W3216384879","https://openalex.org/W4226145082","https://openalex.org/W4384159672","https://openalex.org/W4385300775","https://openalex.org/W4389331415","https://openalex.org/W4399563240","https://openalex.org/W4402569739","https://openalex.org/W4403183219","https://openalex.org/W4405021893","https://openalex.org/W4405717467"],"related_works":["https://openalex.org/W2388657413","https://openalex.org/W2487240096","https://openalex.org/W3104603356","https://openalex.org/W4200432031","https://openalex.org/W2358476588","https://openalex.org/W2380135183","https://openalex.org/W2363105998","https://openalex.org/W2366264921","https://openalex.org/W2386343798","https://openalex.org/W2910506791"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,21,43,56,77,93,116,123,138,147,169],"low-power":[4],"bandgap":[5],"reference":[6,85,105,126,158],"(BGR)":[7],"featuring":[8],"high":[9],"power":[10,149],"supply":[11,23,70,88,140,202],"rejection":[12],"ratio":[13],"(PSRR)":[14],"and":[15,55,189],"fast":[16],"start-up":[17,40],"capability,":[18],"operating":[19],"across":[20,168],"wide":[22,170],"voltage":[24,86,89,127,141],"range":[25,172],"of":[26,47,110,142,151,165,196],"1.3\u20135":[27,200],"V.":[28],"A":[29],"novel":[30],"prebiased":[31],"pulse":[32],"current":[33],"injection":[34],"technique":[35],"is":[36],"proposed":[37,74,104],"in":[38,92],"the":[39,73,84,103,120,199,205],"circuit,":[41],"achieving":[42],"1%":[44],"settling":[45],"time":[46],"<inline-formula":[48,57,182],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[49,58,95,113,174,183],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[50,59,96,175,184],"<tex-math":[51,60,97,176,185],"notation=\"LaTeX\">$50~\\mu":[52],"$</tex-math>":[53,62,99],"</inline-formula>s":[54],"notation=\"LaTeX\">$25\\times":[61],"</inline-formula>":[63],"speed":[64],"gain":[65],"during":[66],"start-up.":[67],"To":[68],"enhance":[69],"noise":[71],"immunity,":[72],"BGR":[75],"employs":[76],"preregulated":[78],"(PR)-based":[79],"amplifier":[80],"that":[81],"effectively":[82],"decouples":[83],"from":[87],"fluctuations.":[90],"Fabricated":[91],"0.18-<inline-formula":[94],"notation=\"LaTeX\">$\\mu":[98],"</inline-formula>m":[100],"BCD":[101],"process,":[102],"occupies":[106],"an":[107,160,191],"active":[108],"area":[109],"0.0394":[111],"mm<sup":[112],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[114],"Under":[115],"5":[117],"V":[118,125,201],"supply,":[119],"circuit":[121],"generates":[122],"1.2":[124],"while":[128],"consuming":[129],"only":[130],"48":[131],"nA":[132],"quiescent":[133],"current.":[134],"Operating":[135],"down":[136],"to":[137,181],"minimum":[139],"1.3":[143],"V,":[144],"it":[145],"maintains":[146],"low":[148],"consumption":[150],"57.2":[152],"nW":[153],"at":[154,211],"room":[155],"temperature.":[156],"The":[157],"exhibits":[159],"average":[161],"temperature":[162,171],"coefficient":[163],"(TC)":[164],"5.95":[166],"ppm/\u00b0C":[167],"(<inline-formula":[173],"notation=\"LaTeX\">$-":[177],"40~^{\\circ":[178],"}$</tex-math>":[179,187],"</inline-formula>C":[180],"notation=\"LaTeX\">$125~^{\\circ":[186],"</inline-formula>C)":[188],"achieves":[190],"outstanding":[192],"line":[193],"sensitivity":[194],"(LS)":[195],"0.00308%/V":[197],"over":[198],"range.":[203],"Furthermore,":[204],"measured":[206],"PSRR":[207],"reaches":[208],"\u221285":[209],"dB":[210],"100":[212],"Hz.":[213]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}