{"id":"https://openalex.org/W4413017779","doi":"https://doi.org/10.1109/tvlsi.2025.3594952","title":"FARMER: Online-Learning-Based Workload Consolidation on Large FPGAs Accelerated With Dynamic Partial Reconfiguration","display_name":"FARMER: Online-Learning-Based Workload Consolidation on Large FPGAs Accelerated With Dynamic Partial Reconfiguration","publication_year":2025,"publication_date":"2025-08-06","ids":{"openalex":"https://openalex.org/W4413017779","doi":"https://doi.org/10.1109/tvlsi.2025.3594952"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3594952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3594952","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056381758","display_name":"Gabriele Montanaro","orcid":"https://orcid.org/0000-0003-1119-2629"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gabriele Montanaro","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039887680","display_name":"Francesco Trov\u00f2","orcid":"https://orcid.org/0000-0001-5796-7667"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Trov\u00f2","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016373122","display_name":"Davide Zoni","orcid":"https://orcid.org/0000-0002-9951-062X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Zoni","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056381758"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20419449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"1","first_page":"15","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8960402011871338},{"id":"https://openalex.org/keywords/consolidation","display_name":"Consolidation (business)","score":0.7592722773551941},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.7317867875099182},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.604107677936554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5751201510429382},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3306601047515869},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.19819888472557068},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15581601858139038}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8960402011871338},{"id":"https://openalex.org/C2776014549","wikidata":"https://www.wikidata.org/wiki/Q3050847","display_name":"Consolidation (business)","level":2,"score":0.7592722773551941},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.7317867875099182},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.604107677936554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5751201510429382},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3306601047515869},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.19819888472557068},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15581601858139038},{"id":"https://openalex.org/C121955636","wikidata":"https://www.wikidata.org/wiki/Q4116214","display_name":"Accounting","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2025.3594952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3594952","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1309163","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1309163","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W2025516544","https://openalex.org/W2063128198","https://openalex.org/W2088252378","https://openalex.org/W2147657366","https://openalex.org/W2156499539","https://openalex.org/W2168405694","https://openalex.org/W2595507424","https://openalex.org/W2808743727","https://openalex.org/W2900387938","https://openalex.org/W2914831644","https://openalex.org/W2915516198","https://openalex.org/W2936567838","https://openalex.org/W2946068432","https://openalex.org/W2964015803","https://openalex.org/W3161407708","https://openalex.org/W3174777200","https://openalex.org/W4210258659","https://openalex.org/W4210905692","https://openalex.org/W4211174901","https://openalex.org/W4285114951","https://openalex.org/W4311309814","https://openalex.org/W4406014479","https://openalex.org/W4411726620","https://openalex.org/W4411726705"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"As":[0],"the":[1,27,40,65,73,99,147],"demand":[2],"for":[3],"performance":[4],"and":[5,84],"scalability":[6],"in":[7],"cloud":[8],"applications":[9,44,69],"continues":[10],"to":[11,20,38,63,95],"grow,":[12],"high-performance":[13],"computing":[14],"(HPC)":[15],"facilities":[16],"increasingly":[17],"integrate":[18],"FPGAs":[19],"accelerate":[21],"computational":[22],"workloads.":[23],"To":[24],"fully":[25],"utilize":[26],"extensive":[28],"resources":[29],"available":[30],"on":[31,45,72,90,115],"modern":[32],"high-end":[33],"FPGAs,":[34],"it":[35],"is":[36],"essential":[37],"optimize":[39],"allocation":[41],"of":[42,67,101,111,146],"multiple":[43],"a":[46,53,80,108,116,132],"single":[47],"device.":[48],"This":[49],"article":[50],"introduces":[51],"FARMER,":[52],"novel":[54],"online":[55],"learning":[56,61],"methodology":[57],"that":[58,128],"leverages":[59],"machine":[60],"(ML)":[62],"model":[64],"throughput":[66],"different":[68],"running":[70],"concurrently":[71],"same":[74],"FPGA.":[75],"It":[76],"combines":[77],"this":[78],"with":[79],"sequential":[81],"decision-making":[82],"strategy":[83],"an":[85,121],"in-circuit":[86],"exploration":[87,100],"flow":[88],"based":[89],"dynamic":[91],"partial":[92],"reconfiguration":[93],"(DPR)":[94],"drastically":[96],"speed":[97],"up":[98],"large":[102],"design":[103,149],"spaces.":[104],"Experimental":[105],"evaluations":[106],"across":[107],"wide":[109],"range":[110],"representative":[112],"scenarios,":[113],"conducted":[114],"real":[117],"prototyping":[118],"platform":[119],"using":[120],"AMD":[122],"Alveo":[123],"U55C":[124],"FPGA":[125],"board,":[126],"demonstrate":[127],"FARMER":[129],"consistently":[130],"identifies":[131],"feasible":[133],"solution":[134],"while":[135],"exploring":[136],"less":[137],"than":[138],"<inline-formula":[139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[141],"<tex-math":[142],"notation=\"LaTeX\">$\\mathbf":[143],"{0.012\\%}$</tex-math>":[144],"</inline-formula>":[145],"total":[148],"space.":[150]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}