{"id":"https://openalex.org/W4413017872","doi":"https://doi.org/10.1109/tvlsi.2025.3593020","title":"FASE: An FPGA-Based Accelerator for Lightweight Sample Entropy With Monte Carlo Sampling","display_name":"FASE: An FPGA-Based Accelerator for Lightweight Sample Entropy With Monte Carlo Sampling","publication_year":2025,"publication_date":"2025-08-06","ids":{"openalex":"https://openalex.org/W4413017872","doi":"https://doi.org/10.1109/tvlsi.2025.3593020"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3593020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3593020","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053189048","display_name":"J.Q Liu","orcid":"https://orcid.org/0009-0004-0560-0264"},"institutions":[{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jiayu Liu","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University College London, London, U.K"],"raw_orcid":"https://orcid.org/0009-0004-0560-0264","affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University College London, London, U.K","institution_ids":["https://openalex.org/I45129253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080764611","display_name":"Yuanhang Li","orcid":"https://orcid.org/0000-0001-5819-3456"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanhang Li","raw_affiliation_strings":["School of Integrated Circuits, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112188083","display_name":"Zhengyang Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengyang Huang","raw_affiliation_strings":["School of Physics and Information Engineering, Fuzhou University, Fuzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Physics and Information Engineering, Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100408303","display_name":"Chao Chen","orcid":"https://orcid.org/0000-0001-6654-8341"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Chen","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-6654-8341","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100761386","display_name":"Ruiqi Chen","orcid":"https://orcid.org/0000-0001-6837-5675"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ruiqi Chen","raw_affiliation_strings":["Department of Electronics and Informatics (ETRO), Vrije Universiteit Brussel, Brussels, Belgium"],"raw_orcid":"https://orcid.org/0000-0001-6837-5675","affiliations":[{"raw_affiliation_string":"Department of Electronics and Informatics (ETRO), Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078788396","display_name":"Bruno da Silva","orcid":"https://orcid.org/0000-0002-4877-9688"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Bruno da Silva","raw_affiliation_strings":["Department of Electronics and Informatics (ETRO), Vrije Universiteit Brussel, Brussels, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4877-9688","affiliations":[{"raw_affiliation_string":"Department of Electronics and Informatics (ETRO), Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15133505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"10","first_page":"2883","last_page":"2896"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.940500020980835,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.940500020980835,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9381999969482422,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9010000228881836,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.7828805446624756},{"id":"https://openalex.org/keywords/sample-entropy","display_name":"Sample entropy","score":0.6542001366615295},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6260335445404053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5489284992218018},{"id":"https://openalex.org/keywords/sample","display_name":"Sample (material)","score":0.525009036064148},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5073344111442566},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.41150274872779846},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.2851802706718445},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24950635433197021},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18072447180747986},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16542568802833557},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1173279881477356},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.09034109115600586}],"concepts":[{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.7828805446624756},{"id":"https://openalex.org/C66696666","wikidata":"https://www.wikidata.org/wiki/Q17105612","display_name":"Sample entropy","level":3,"score":0.6542001366615295},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6260335445404053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5489284992218018},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.525009036064148},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5073344111442566},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.41150274872779846},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.2851802706718445},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24950635433197021},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18072447180747986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16542568802833557},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1173279881477356},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.09034109115600586},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2025.3593020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3593020","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:vubissmart:VUBISSMART:2000:261344","is_oa":false,"landing_page_url":"https://biblio.vub.ac.be/vubir/fase-an-fpgabased-accelerator-for-lightweight-sample-entropy-with-monte-carlo-sampling(4f46df63-9b22-4b43-8cee-730c830cbf83).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306402573","display_name":"VUBIR (Vrije Universiteit Brussel)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13469542","host_organization_name":"Vrije Universiteit Brussel","host_organization_lineage":["https://openalex.org/I13469542"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1968631379","https://openalex.org/W1974387177","https://openalex.org/W1983946671","https://openalex.org/W1993933805","https://openalex.org/W2043436305","https://openalex.org/W2141389982","https://openalex.org/W2508353373","https://openalex.org/W2561643219","https://openalex.org/W2783463976","https://openalex.org/W2801994568","https://openalex.org/W2890524446","https://openalex.org/W2899543855","https://openalex.org/W3043363332","https://openalex.org/W3046972061","https://openalex.org/W3155985958","https://openalex.org/W4248273320","https://openalex.org/W4291142686","https://openalex.org/W4293030253","https://openalex.org/W4298133031","https://openalex.org/W4311601594","https://openalex.org/W4385267554","https://openalex.org/W4386737212","https://openalex.org/W4390908085","https://openalex.org/W4402451516"],"related_works":["https://openalex.org/W2050076996","https://openalex.org/W2006708776","https://openalex.org/W3088843374","https://openalex.org/W2076258781","https://openalex.org/W229760109","https://openalex.org/W2093589470","https://openalex.org/W2889925888","https://openalex.org/W2111241003","https://openalex.org/W2415751681","https://openalex.org/W2022287597"],"abstract_inverted_index":{"Sample":[0],"entropy":[1,8,87],"(SampEn)":[2],"is":[3,29],"an":[4,81,189,211],"algorithm":[5,101,187],"within":[6,202],"information":[7],"that":[9,183],"enables":[10],"effective":[11],"analysis":[12],"of":[13,34],"biological":[14],"signals.":[15],"Due":[16],"to":[17,144,165,205],"the":[18,25,106,114,123,159,162,172,175,184,195,227],"need":[19],"for":[20,58,84,126,178,226],"extensive":[21],"similarity":[22],"matching":[23],"operations,":[24],"SampEn":[26,36,59],"calculation":[27],"process":[28],"time-consuming.":[30],"Although":[31],"a":[32],"series":[33],"fast":[35],"algorithms":[37],"have":[38],"been":[39],"proposed,":[40],"they":[41],"remain":[42],"time-intensive":[43],"when":[44],"processing":[45],"large":[46,127],"data":[47,128],"volumes.":[48],"Additionally,":[49],"previous":[50,153],"field-programmable":[51],"gate":[52],"array":[53],"(FPGA)-based":[54],"hardware":[55,103],"accelerators":[56],"designed":[57],"suffer":[60],"from":[61],"architectural":[62],"design":[63,96,138,173],"limitations,":[64],"consuming":[65],"substantial":[66],"on-chip":[67],"memory":[68],"resources":[69],"and":[70,102,141,148],"operating":[71],"at":[72],"low":[73],"frequencies.":[74],"In":[75],"this":[76],"article,":[77],"we":[78,109,136,157,170],"propose":[79],"FASE,":[80],"FPGA-based":[82],"accelerator":[83,154],"lightweight":[85],"sample":[86],"(LW-SampEn)":[88],"with":[89,198],"Monte":[90],"Carlo":[91],"(MC)":[92],"sampling.":[93],"The":[94],"FASE":[95,209,230],"comprises":[97],"two":[98],"main":[99,163],"parts:":[100],"optimizations.":[104],"On":[105],"algorithmic":[107,132],"side,":[108],"introduce":[110],"MC":[111],"sampling":[112],"into":[113],"merge-sort-based":[115],"LW-SampEn":[116,196],"algorithm,":[117,197,229],"named":[118],"MCLW-SampEn.":[119],"MCLW-SampEn":[120,186],"effectively":[121],"reduces":[122],"computation":[124,160],"load":[125,149],"volumes":[129],"while":[130],"maintaining":[131],"accuracy.":[133],"For":[134],"hardware,":[135],"first":[137],"efficient":[139],"sorting":[140],"allocation":[142],"modules":[143],"address":[145],"boundary":[146],"localization":[147],"imbalance":[150],"issues":[151],"in":[152],"designs.":[155,237],"Then,":[156],"replicate":[158],"across":[161],"phases":[164],"enable":[166],"parallel":[167],"processing.":[168],"Finally,":[169],"deploy":[171],"on":[174],"Pynq-Z2":[176],"board":[177],"validation.":[179],"Experimental":[180],"results":[181],"show":[182],"proposed":[185],"achieves":[188,210],"average":[190,212],"speed":[191,213],"up":[192,214],"of$3\\times":[193],"$over":[194],"accuracy":[199],"losses":[200],"kept":[201],"0.5%.":[203],"Compared":[204],"state-of-the-art":[206],"(SOTA)":[207],"designs,":[208],"of$12.8\\times":[215],"$while":[216],"reducing":[217],"power":[218],"consumption":[219],"by":[220],"89.3%.":[221],"Ablation":[222],"studies":[223],"indicate":[224],"that,":[225],"same":[228],"offers":[231],"a$7.4\\times":[232],"$speedup":[233],"over":[234],"related":[235],"FPGA":[236]},"counts_by_year":[],"updated_date":"2026-08-02T14:50:37.381335","created_date":"2025-10-10T00:00:00"}