{"id":"https://openalex.org/W4412623324","doi":"https://doi.org/10.1109/tvlsi.2025.3587502","title":"Highly Stable Reconfigurable TERO PUF Architecture for Hardware Security Applications","display_name":"Highly Stable Reconfigurable TERO PUF Architecture for Hardware Security Applications","publication_year":2025,"publication_date":"2025-07-24","ids":{"openalex":"https://openalex.org/W4412623324","doi":"https://doi.org/10.1109/tvlsi.2025.3587502"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3587502","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3587502","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2025.3587502","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090700767","display_name":"Kevin Vicu\u00f1a","orcid":"https://orcid.org/0000-0002-8135-9650"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Kevin Vicu\u00f1a","raw_affiliation_strings":["Department of Computer, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051704944","display_name":"Massimo Vatalaro","orcid":"https://orcid.org/0000-0001-8689-4073"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Vatalaro","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020421043","display_name":"Fr\u00e9d\u00e9ric Amiel","orcid":null},"institutions":[{"id":"https://openalex.org/I102475099","display_name":"Sup\u00e9lec","ror":"https://ror.org/00n7gwn90","country_code":"FR","type":"education","lineage":["https://openalex.org/I102475099"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric Amiel","raw_affiliation_strings":["Laboratory of Informatic Signal Image Telecom and Electronics (LISITE), Institut Sup&#x00E9;rieur d&#x2019;&#x00C9;lectronique de Paris (ISEP), Paris, France"],"affiliations":[{"raw_affiliation_string":"Laboratory of Informatic Signal Image Telecom and Electronics (LISITE), Institut Sup&#x00E9;rieur d&#x2019;&#x00C9;lectronique de Paris (ISEP), Paris, France","institution_ids":["https://openalex.org/I102475099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086668405","display_name":"Felice Crupi","orcid":"https://orcid.org/0000-0002-5011-6621"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Felice Crupi","raw_affiliation_strings":["Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, Modeling, Electronics and Systems Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080224527","display_name":"Lionel Trojman","orcid":"https://orcid.org/0000-0003-2316-4959"},"institutions":[{"id":"https://openalex.org/I102475099","display_name":"Sup\u00e9lec","ror":"https://ror.org/00n7gwn90","country_code":"FR","type":"education","lineage":["https://openalex.org/I102475099"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lionel Trojman","raw_affiliation_strings":["Laboratory of Informatic Signal Image Telecom and Electronics (LISITE), Institut Sup&#x00E9;rieur d&#x2019;&#x00C9;lectronique de Paris (ISEP), Paris, France"],"affiliations":[{"raw_affiliation_string":"Laboratory of Informatic Signal Image Telecom and Electronics (LISITE), Institut Sup&#x00E9;rieur d&#x2019;&#x00C9;lectronique de Paris (ISEP), Paris, France","institution_ids":["https://openalex.org/I102475099"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090700767"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":2.435,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.88766299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"33","issue":"10","first_page":"2873","last_page":"2882"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9768999814987183,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6371108293533325},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6066306829452515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.585945188999176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5839426517486572},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.5174568295478821},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4443594515323639},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4365873336791992},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4121955335140228},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4100003242492676},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19659623503684998},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.19558945298194885},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.18879514932632446},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09279030561447144},{"id":"https://openalex.org/keywords/geography","display_name":"Geography","score":0.08072972297668457},{"id":"https://openalex.org/keywords/archaeology","display_name":"Archaeology","score":0.06798011064529419}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6371108293533325},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6066306829452515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.585945188999176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5839426517486572},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.5174568295478821},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4443594515323639},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4365873336791992},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4121955335140228},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4100003242492676},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19659623503684998},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.19558945298194885},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.18879514932632446},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09279030561447144},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.08072972297668457},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.06798011064529419}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2025.3587502","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3587502","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2025.3587502","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3587502","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2071074983","https://openalex.org/W2088455835","https://openalex.org/W2166261478","https://openalex.org/W2515693171","https://openalex.org/W2574846622","https://openalex.org/W2580425382","https://openalex.org/W2612872912","https://openalex.org/W2768417459","https://openalex.org/W2770486545","https://openalex.org/W2802807392","https://openalex.org/W2900500071","https://openalex.org/W2961729905","https://openalex.org/W2969691719","https://openalex.org/W2980392069","https://openalex.org/W2985307378","https://openalex.org/W3100351549","https://openalex.org/W3206781359","https://openalex.org/W4214879625","https://openalex.org/W4214898075","https://openalex.org/W4220658028","https://openalex.org/W4224254383","https://openalex.org/W4243494487","https://openalex.org/W4312230597","https://openalex.org/W4312707917","https://openalex.org/W4362558000","https://openalex.org/W4377709776","https://openalex.org/W4385489538","https://openalex.org/W4385819628","https://openalex.org/W4394828289","https://openalex.org/W4401073478","https://openalex.org/W4401506969"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2127430515"],"abstract_inverted_index":{"This":[0,176],"work":[1],"introduces":[2],"a":[3,120,129],"novel":[4],"128-bit":[5],"transient":[6],"effect":[7],"ring":[8,48],"oscillator":[9],"(TERO)-based":[10],"physically":[11],"unclonable":[12],"function":[13],"(PUF)":[14],"designed":[15],"for":[16,29,148],"Intel":[17],"MAX":[18],"10":[19],"field-programmable":[20],"gate":[21],"arrays":[22],"(FPGAs).":[23],"A":[24],"reliable":[25],"PUF":[26],"solution":[27,127,161],"suitable":[28],"security":[30],"applications":[31],"targeting":[32],"high":[33],"stability":[34],"and":[35,61,101,118],"area":[36],"efficiency":[37],"is":[38,177],"presented.":[39],"The":[40,109],"proposed":[41,126],"cell":[42],"consists":[43],"of":[44,122,167,174,182],"two":[45,183],"cross-coupled":[46],"reconfigurable":[47],"oscillators":[49],"(ROs)":[50],"aiming":[51],"to":[52,66,79,170],"achieve":[53],"zero-observed":[54],"instability":[55],"at":[56,95,179],"both":[57],"golden":[58],"key":[59],"(GK)":[60],"under":[62],"temperature":[63,157],"variations.":[64],"Conversely":[65],"the":[67,76,83,90,115,125,144,149,154,160,171,180],"conventional":[68],"application-specific":[69],"integrated":[70],"circuits":[71],"(ASIC)":[72],"approaches,":[73],"which":[74],"use":[75],"mean":[77],"cycles":[78],"collapse":[80],"(CTC),":[81],"here":[82],"calibration":[84,116],"process":[85,117],"was":[86],"performed":[87],"by":[88],"considering":[89,119],"CTC":[91],"standard":[92],"deviation":[93],"extracted":[94],"GK":[96],"conditions,":[97],"namely,":[98],"1.2":[99],"V":[100],"<inline-formula":[102,136],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[103,137],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[104,138],"<tex-math":[105,139],"notation=\"LaTeX\">$25~^{\\circ":[106],"}$</tex-math>":[107],"</inline-formula>C.":[108],"experimental":[110],"results":[111],"demonstrate":[112],"that":[113],"after":[114],"1.64%":[121],"masked":[123],"bits,":[124],"shows":[128,163],"bit":[130],"error":[131],"rate":[132],"(BER)":[133],"lower":[134],"than":[135],"notation=\"LaTeX\">$\\mathbf":[140],"{1.56\\times":[141],"10^{-4}\\%}$</tex-math>":[142],"</inline-formula>,":[143],"minimum":[145],"observable":[146],"quantity":[147],"adopted":[150],"statistical":[151],"set":[152],"across":[153],"entire":[155],"analyzed":[156],"range.":[158],"Further,":[159],"also":[162],"an":[164],"excellent":[165],"uniqueness":[166],"49.78%,":[168],"close":[169],"ideal":[172],"value":[173],"50%.":[175],"achieved":[178],"cost":[181],"logic":[184],"array":[185],"blocks":[186],"(LABs)":[187],"per":[188],"bit.":[189]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}