{"id":"https://openalex.org/W4412375612","doi":"https://doi.org/10.1109/tvlsi.2025.3583797","title":"Efficiency Optimization of Voltage-Mode CMOS Digital Doherty Power Amplifiers","display_name":"Efficiency Optimization of Voltage-Mode CMOS Digital Doherty Power Amplifiers","publication_year":2025,"publication_date":"2025-07-08","ids":{"openalex":"https://openalex.org/W4412375612","doi":"https://doi.org/10.1109/tvlsi.2025.3583797"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3583797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3583797","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114692040","display_name":"Edoardo Baiesi Fietta","orcid":null},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Edoardo Baiesi Fietta","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Padua, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042114891","display_name":"David Seebacher","orcid":"https://orcid.org/0000-0003-3322-9082"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"David Seebacher","raw_affiliation_strings":["Infineon Technologies Austria, Villach, AG, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria, Villach, AG, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039918110","display_name":"Davide Ponton","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Davide Ponton","raw_affiliation_strings":["Infineon Technologies Austria, Villach, AG, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria, Villach, AG, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035099638","display_name":"Andrea Bevilacqua","orcid":"https://orcid.org/0000-0002-5664-9197"},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bevilacqua","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Padua, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114692040"],"corresponding_institution_ids":["https://openalex.org/I138689650"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14781441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"10","first_page":"2806","last_page":"2814"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9276000261306763,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11249","display_name":"Wireless Power Transfer Systems","score":0.919700026512146,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6937662363052368},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5846417546272278},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5144181847572327},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.46612051129341125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44294309616088867},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4394548535346985},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.433102011680603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37118738889694214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30050957202911377},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1081743836402893}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6937662363052368},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5846417546272278},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5144181847572327},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.46612051129341125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44294309616088867},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4394548535346985},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.433102011680603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37118738889694214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30050957202911377},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1081743836402893},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2025.3583797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3583797","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:www.research.unipd.it:11577/3559832","is_oa":false,"landing_page_url":"https://hdl.handle.net/11577/3559832","pdf_url":null,"source":{"id":"https://openalex.org/S4306402547","display_name":"Padua Research Archive (University of Padova)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I138689650","host_organization_name":"University of Padua","host_organization_lineage":["https://openalex.org/I138689650"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2051471401","https://openalex.org/W2051726790","https://openalex.org/W2108001756","https://openalex.org/W2166055633","https://openalex.org/W2170683607","https://openalex.org/W2584918325","https://openalex.org/W2592426003","https://openalex.org/W2756971426","https://openalex.org/W2887555272","https://openalex.org/W2986711281","https://openalex.org/W2990739909","https://openalex.org/W2994114221","https://openalex.org/W3043149527","https://openalex.org/W3089039397","https://openalex.org/W3092075523","https://openalex.org/W3097596136","https://openalex.org/W3107364267","https://openalex.org/W3158893932","https://openalex.org/W3165206712","https://openalex.org/W3172456073","https://openalex.org/W4391410241","https://openalex.org/W4404481999"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2109445684","https://openalex.org/W2053214877","https://openalex.org/W2081082331","https://openalex.org/W2135814299"],"abstract_inverted_index":{"This":[0],"article":[1],"analyzes":[2],"the":[3,37,42,53,67,70,77],"behavior":[4],"of":[5,14,52,69,72,83,128],"a":[6,21,114,119],"single":[7],"supply":[8],"asymmetric":[9],"Doherty":[10],"power":[11,17,22,34,47,58],"amplifier,":[12],"made":[13],"two":[15,38,57],"switched-capacitor":[16],"amplifiers":[18],"(SCPAs)":[19],"and":[20,75,87],"combining":[23],"network.":[24],"The":[25,49,81,95],"proposed":[26],"analysis":[27],"shows":[28],"that":[29,40],"there":[30],"is":[31,91],"an":[32,125],"optimal":[33,50],"partition":[35],"between":[36],"SCPAs":[39],"maximizes":[41],"efficiency":[43,61],"at":[44,124],"each":[45,73],"output":[46,88],"level.":[48],"control":[51],"PA":[54],"leads":[55],"to":[56],"back-off":[59],"(PBO)":[60],"peaks,":[62],"whose":[63],"magnitude":[64],"depends":[65],"on":[66,76,113],"size":[68],"switches":[71],"SCPA":[74],"matching":[78],"network":[79,89],"design.":[80],"optimization":[82],"both":[84],"switch":[85],"sizing":[86],"design":[90],"carried":[92],"out":[93],"analytically.":[94],"achieved":[96],"theoretical":[97],"results":[98],"are":[99],"then":[100],"verified":[101],"by":[102,110],"transistor-level":[103],"simulations.":[104],"They":[105],"have":[106],"also":[107],"been":[108],"validated":[109],"measurements":[111],"performed":[112],"prototype,":[115],"fully":[116],"integrated":[117],"in":[118],"commercial":[120],"22-nm":[121],"CMOS":[122],"technology,":[123],"operation":[126],"frequency":[127],"2.3":[129],"GHz.":[130]},"counts_by_year":[],"updated_date":"2026-04-04T08:04:53.788161","created_date":"2025-07-13T00:00:00"}