{"id":"https://openalex.org/W4411724976","doi":"https://doi.org/10.1109/tvlsi.2025.3580753","title":"Dual-Thread Deflate/Inflate Accelerator With Multicheckpoint Control With High Throughput and Compression Ratio for Bandwidth-Efficient Systems","display_name":"Dual-Thread Deflate/Inflate Accelerator With Multicheckpoint Control With High Throughput and Compression Ratio for Bandwidth-Efficient Systems","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4411724976","doi":"https://doi.org/10.1109/tvlsi.2025.3580753"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2025.3580753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3580753","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100693661","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0001-9788-2289"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113880415","display_name":"Yiwei Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiwei Luo","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016972208","display_name":"Xianglong Wang","orcid":"https://orcid.org/0000-0003-1086-5158"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianglong Wang","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108889382","display_name":"Jiaqi Ouyang","orcid":null},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaqi Ouyang","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100333450","display_name":"Lei Chen","orcid":"https://orcid.org/0000-0002-1613-3970"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lei Chen","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069123107","display_name":"Fengwei An","orcid":"https://orcid.org/0000-0002-7554-7938"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fengwei An","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0002-7554-7938","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3045169105"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11936883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9706000089645386,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9642999768257141,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5479051470756531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4922448694705963},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4170722961425781},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1414930522441864},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11771583557128906},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06481266021728516}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5479051470756531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4922448694705963},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4170722961425781},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1414930522441864},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11771583557128906},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06481266021728516}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2025.3580753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2025.3580753","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-152735","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-152735","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8100000023841858}],"awards":[{"id":"https://openalex.org/G2403898809","display_name":null,"funder_award_id":"KJZD20230923113300002","funder_id":"https://openalex.org/F4320336569","funder_display_name":"Shenzhen Science and Technology Innovation Program"},{"id":"https://openalex.org/G4904557742","display_name":null,"funder_award_id":"JCYJ20241206180301003","funder_id":"https://openalex.org/F4320336569","funder_display_name":"Shenzhen Science and Technology Innovation Program"},{"id":"https://openalex.org/G8845861063","display_name":null,"funder_award_id":"KQTD20200820113051096","funder_id":"https://openalex.org/F4320336569","funder_display_name":"Shenzhen Science and Technology Innovation Program"}],"funders":[{"id":"https://openalex.org/F4320336569","display_name":"Shenzhen Science and Technology Innovation Program","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"With":[0],"the":[1,13,77,145],"exponential":[2],"growth":[3],"of":[4,18,120,134,172],"data":[5,19,27,31,39],"volumes":[6],"in":[7,92,100,170],"AI":[8],"training":[9],"and":[10,15,35,52,63,95,139],"prediction":[11],"systems,":[12],"cost":[14],"resource":[16],"demands":[17],"transmission":[20,33],"have":[21],"emerged":[22],"as":[23],"critical":[24],"challenges.":[25],"Lossless":[26],"compression":[28,51,69,118],"effectively":[29],"reduces":[30],"size,":[32],"bandwidth,":[34],"latency":[36],"while":[37],"preserving":[38],"integrity.":[40],"This":[41],"article":[42],"presents":[43],"a":[44,81,97],"fully":[45],"pipelined":[46],"lossless":[47],"CODEC":[48],"integrating":[49],"Deflate":[50,58,109],"Inflate":[53,78,131],"decompression":[54,132],"accelerators.":[55],"The":[56,125],"proposed":[57],"implementation":[59,104,129],"employs":[60],"match":[61],"filtering":[62],"pair":[64],"merging":[65],"strategies":[66],"to":[67],"enhance":[68],"ratios.":[70],"We":[71],"introduce":[72],"three":[73],"key":[74],"innovations":[75],"for":[76],"decompressor:":[79],"1)":[80],"dual-thread":[82],"architecture":[83],"with":[84,115],"multicheckpoint":[85],"control;":[86],"2)":[87],"optimized":[88],"end-of-block":[89],"(EOB)":[90],"handling":[91],"Huffman":[93],"coding;":[94],"3)":[96],"rewinding":[98],"mechanism":[99],"LZ77":[101],"decoding.":[102],"FPGA":[103],"results":[105],"demonstrate":[106],"that":[107],"our":[108,150],"compressor":[110],"achieves":[111,155],"16":[112],"bytes/cycle":[113],"throughput":[114,164],"an":[116],"average":[117],"ratio":[119],"2.26,":[121],"surpassing":[122],"state-of-the-art":[123],"implementations.":[124],"28":[126,151],"nm":[127,152,168],"CMOS":[128],"shows":[130],"throughputs":[133],"1431.85":[135],"MB/s":[136,141],"(dynamic":[137],"Huffman)":[138,143],"1324.26":[140],"(static":[142],"on":[144],"Calgary":[146],"Corpus":[147],"dataset.":[148],"Notably,":[149],"CMOS-based":[153],"decompressor":[154],"<inline-formula":[156],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[158],"<tex-math":[159],"notation=\"LaTeX\">$1.16\\times":[160],"$</tex-math>":[161],"</inline-formula>":[162],"higher":[163],"than":[165],"recent":[166],"14":[167],"implementations":[169],"spite":[171],"operating":[173],"at":[174],"half":[175],"their":[176],"maximum":[177],"frequency.":[178]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}